HD74AC123A Dual Retriggerable Resettable Multivibrator REJ03D0245–0200Z (Previous ADE-205-365 (Z)) Rev.2.00 Jul.16.2004 Description Each half of the HD74AC123A features retriggerable capability, complementary dc level triggering and overriding Direct Clear. When a circuit is in the quasi-stable (delay) state, another trigger applied to the inputs (per the Truth Table) will cause the delay period to start again, without disturbing the outputs. By repeating this process, the output pulse period (Q High, Q Low) can be made as long as desired. Alternatively, a delay period can be terminated at any time by a Low signal on CD, which also inhibits triggering. An internal connection from CD to the input gate makes it possible to trigger the circuit by a positive-going signal on CD, as shown in the Truth Table. For timing capacitor values greater than 1000 pF, the output pulse width is defined as follows. Where tw is in ns, RX is in kΩ and CX is in pF. tw = RXCX Features • Outputs Source/Sink 24 mA • Ordering Information Part Name HD74AC123AP Package Type DIP-16 pin Package Code Package Abbreviation Taping Abbreviation (Quantity) DP-16E, -16FV P — FP-16DAV FP EL (2,000 pcs/reel) HD74AC123ARPEL SOP-16 pin (JEDEC) FP-16DNV RP EL (2,500 pcs/reel) HD74AC123AFPEL SOP-16 pin (JEITA) Notes: 1. Please consult the sales office for the above package availability. 2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of the package code. Pin Arrangement A1 1 16 VCC B1 2 15 RX1CX1 CD1 3 14 CX1 Q1 4 13 Q1 Q2 5 12 Q2 CX2 6 11 CD2 RX2CX2 7 10 B2 GND 8 9 A2 (Top view) Rev.2.00, Jul.16.2004, page 1 of 6 HD74AC123A Logic Symbol 7 6 (15) (14) R XC X CX Q 5(13) Q 12(4) 9(1) A 10(2) B CD 11 (3) VCC = Pin16 GND = Pin8 Pin Names A1, A 2 B1, B2 CD1, CD2 Q1, Q2 Q1, Q 2 Trigger Inputs (Active Falling Edge) Trigger Inputs (Active Rising Edge) Direct Clear Inputs (Active Low) Positive Pulse Outputs Negative Pulse Outputs Triggering Truth Table Inputs A X No trigger No trigger H H X Trigger No trigger H Trigger Trigger H H : L : X : Response L X H L L CD B X L High Voltage Level Low Voltage Level Immaterial : Low-to-High Transition : High-to-Low Transition Rev.2.00, Jul.16.2004, page 2 of 6 HD74AC123A Absolute Maximum Ratings Item Symbol Ratings Unit Condition Supply voltage DC input diode current VCC IIK –0.5 to 7 –20 V mA VI 20 –0.5 to Vcc+0.5 mA V VI = Vcc+0.5V DC input voltage DC output diode current IOK –50 50 mA mA VO = –0.5V VO = Vcc+0.5V DC output voltage DC output source or sink current VO IO –0.5 to Vcc+0.5 ±50 V mA DC VCC or ground current per output pin Storage temperature ICC, IGND Tstg ±50 –65 to +150 mA °C VI = –0.5V Recommended Operating Conditions Item Symbol Ratings Unit Supply voltage Input and output voltage VCC VI, VO 2 to 6 0 to VCC V V Operating temperature Input rise and fall time (except Schmitt inputs) VIN 30% to 70% VCC Ta tr, tf –40 to +85 8 °C ns/V Condition VCC = 3.0V VCC = 4.5 V VCC = 5.5 V DC Characteristics Item Input Voltage Symbol Unit Condition min. 2.1 typ. 1.5 max. — min. 2.1 max. — 4.5 5.5 3.15 3.85 2.25 2.75 — — 3.15 3.85 — — 3.0 4.5 — — 1.50 2.25 0.9 1.35 — — 0.9 1.35 5.5 3.0 — 2.9 2.75 2.99 1.65 — — 2.9 1.65 — 4.5 5.5 4.4 5.4 4.49 5.49 — — 4.4 5.4 — — 3.0 4.5 2.58 3.94 — — — — 2.48 3.80 — — 5.5 3.0 4.94 — — 0.002 — 0.1 4.80 — — 0.1 4.5 5.5 — — 0.001 0.001 0.1 0.1 — — 0.1 0.1 3.0 4.5 — — — — 0.32 0.32 — — 0.37 0.37 IIN 5.5 5.5 — — — — 0.32 ±0.1 — — 0.37 ±1.0 µA VIN = VCC or GND IOLD IOHD 5.5 5.5 — — — — — — 86 –75 — — mA mA VOLD = 1.1 V VOHD = 3.85 V — 220 µA VIN = VCC or ground VOH VOL Input leakage current Dynamic output current* Ta = –40 to +85°°C 3.0 VIH VIL Output voltage Ta = 25°°C Vcc (V) Quiescent supply 5.5 — — 130 ICC current *Maximum test duration 2.0 ms, one output loaded at a time. Rev.2.00, Jul.16.2004, page 3 of 6 V VOUT = 0.1 V or VCC –0.1 V VOUT = 0.1 V or VCC –0.1 V V VIN = VIL or VIH IOUT = –50 µA VIN = VIL or VIH IOH = –12 mA IOH = –24 mA IOH = –24 mA VIN = VIL or VIH IOUT = 50 µA VIN = VIL or VIH IOL = 12 mA IOL = 24 mA IOL = 24 mA HD74AC123A AC Characteristics: HD74AC123A Ta = +25°C CL = 50 pF Item Propagation delay Symbol VCC (V)*1 Min tPLH 3.3 1.0 A or B to Q Propagation delay tPHL 5.0 3.3 A or B to Q Propagation delay CDn to Q Propagation delay Typ — Max 19.0 Min 1.0 Max 22.0 Unit Condition ns Cext = 0 pF 1.0 1.0 — — 15.0 19.0 1.0 1.0 17.0 22.0 ns tPLH 5.0 3.3 1.0 1.0 — — 15.0 15.0 1.0 1.0 17.0 18.0 ns tPHL 5.0 3.3 1.0 1.0 — — 12.0 15.0 1.0 1.0 13.5 18.0 ns 5.0 1.0 — 12.0 1.0 13.5 CDn to Q Note: Ta = –40°C to +85°C CL = 50 pF Rest = 5 kΩ 1. Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V AC Operating Requirements: HD74AC123A Ta = +25°C CL = 50 pF Item Pulse width Symbol VCC (V)*1 tw 3.3 — A or B or CDn Recovery time trec 5.0 3.3 Typ — — 5.0 — CDn to A or B Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V Guaranteed Minimum 5.0 7.0 Unit Condition ns Cext = 0 pF 4.5 2.0 5.0 2.0 ns 2.0 2.0 Ta = +25°C CL = 50 pF Item Output pulse width Symbol VCC (V)*1 Min TWQ 3.3 — Minimum output TWQ(min) 5.0 3.3 0.90 190 Ta = –40 to +85°C CL = 50 pF Rext = 5 kΩ Ta = –40°C to +85°C CL = 50 pF Typ — Max — Min — Max — Unit Condition ms Cext = 0.1 µF — — 1.10 350 0.85 170 1.15 380 ns Rext = 10 kΩ Cext = 28 pF pulse width 5.0 160 — 300 140 330 Rext Ω =2k Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V Cext and Rext should be connected as close to the IC terminals as possible, in order to prevent malfunction. Rev.2.00, Jul.16.2004, page 4 of 6 HD74AC123A Package Dimensions As of January, 2003 Unit: mm 19.2 20.32 Max 9 6.3 7.4 Max 16 1 8 0.48 ± 0.1 2.54 ± 0.25 2.54 Min 5.06 Max 0.51 Min 1.3 0.89 7.62 + 0.1 0.25 – 0.05 0˚ – 15˚ Package Code JEDEC JEITA Mass (reference value) DP-16E Conforms Conforms 1.05 g Unit: mm 19.2 20.32 Max 9 6.3 7.4 Max 16 1 8 *0.48 ± 0.08 2.54 Min 5.06 Max 2.54 ± 0.25 1.3 0.51 Min 0.89 7.62 *0.25 ± 0.06 0˚ – 15˚ *NI/Pd/AU Plating Rev.2.00, Jul.16.2004, page 5 of 6 Package Code JEDEC JEITA Mass (reference value) DP-16FV Conforms Conforms 1.05 g HD74AC123A As of January, 2003 Unit: mm 10.06 10.5 Max 9 1 8 1.27 *0.40 ± 0.06 0.20 7.80 +– 0.30 1.15 0 ˚ – 8˚ 0.10 ± 0.10 0.80 Max *0.20 ± 0.05 2.20 Max 5.5 16 0.70 ± 0.20 0.15 0.12 M Package Code JEDEC JEITA Mass (reference value) *Ni/Pd/Au plating FP-16DAV — Conforms 0.24 g As of January, 2003 Unit: mm 9.9 10.3 Max 9 1 8 0.635 Max *0.40 ± 0.06 0.15 *0.20 ± 0.05 1.27 0.11 0.14 +– 0.04 1.75 Max 3.95 16 0.10 6.10 +– 0.30 1.08 0˚ – 8˚ + 0.67 0.60 – 0.20 0.25 M *Ni/Pd/Au plating Rev.2.00, Jul.16.2004, page 6 of 6 Package Code JEDEC JEITA Mass (reference value) FP-16DNV Conforms Conforms 0.15 g Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501 Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 © 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0