RENESAS R5F35L2EJFE

To our customers,
Old Company Name in Catalogs and Other Documents
On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology
Corporation, and Renesas Electronics Corporation took over all the business of both
companies. Therefore, although the old company name remains in this document, it is a valid
Renesas Electronics document. We appreciate your understanding.
Renesas Electronics website: http://www.renesas.com
April 1st, 2010
Renesas Electronics Corporation
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice
1.
2.
3.
4.
5.
6.
7.
All information included in this document is current as of the date this document is issued. Such information, however, is
subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
of Renesas Electronics or others.
You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of
semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software,
and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by
you or third parties arising from the use of these circuits, software, or information.
When exporting the products or technology described in this document, you should comply with the applicable export control
laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas
Electronics products or the technology described in this document for any purpose relating to military applications or use by
the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and
technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited
under any applicable domestic or foreign laws or regulations.
Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics
does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages
incurred by you resulting from errors in or omissions from the information included herein.
Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and
“Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as
indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular
application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior
written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for
which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way
liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an
application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written
consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise
expressly specified in a Renesas Electronics data sheets or data books, etc.
“Standard”:
8.
9.
10.
11.
12.
Computers; office equipment; communications equipment; test and measurement equipment; audio and visual
equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
“High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
“Specific”:
Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or
systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare
intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics,
especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation
characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or
damages arising out of the use of Renesas Electronics products beyond such specified ranges.
Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have
specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further,
Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to
guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a
Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire
control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because
the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system
manufactured by you.
Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental
compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable
laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS
Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with
applicable laws and regulations.
This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas
Electronics.
Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this
document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
M16C/5L Group, M16C/56 Group
RENESAS MCU
1.
REJ03B0221-0100
Rev.1.00
Feb 08, 2010
Overview
1.1
Features
The M16C/5L Group, M16C/56 Group’s MCU is a single-chip control unit that utilizes high-performance
silicon gate CMOS technology with the M16C/60 Series CPU core. The M16C/5L Group, M16C/56 Group
is available in 64-pin and 80-pin plastic molded LQFP packages. This MCU employs sophisticated
instructions for a high level of efficiency and it is capable of executing instructions at high speed. In
addition, the CPU core boasts a multiplier and DMAC for high-speed operation processing which makes it
adequate for controlling office equipment, home appliances, and industrial equipment.
The M16C/5L Group has one CAN module, which makes it suitable for automotive control, and factory
automation LAN system.
1.1.1
Applications
Automotive, car audio, factory automation LAN system, etc.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 1 of 113
M16C/5L Group, M16C/56 Group
1.2
1. Overview
Specifications
Table 1.1 to Table 1.4 list specifications of the M16C/5L Group, M16C/56 Group.
Table 1.1
Item
CPU
Memory
Voltage
Detection
Clock
Specifications (80-pin Package) (1/2)
Function
Specification
Central processing unit M16C/60 Series CPU Core (Multiplier: 16 × 16 $ 32 bits, Multiply-accumulate
unit: 16 × 16 + 32 $ 32 bits))
• Basic instructions: 91
• Minimum instruction execution time:
31.25 ns (f(BCLK) = 32 MHz, VCC = 3.0 to 5.5 V)
• Operating mode: Single-chip mode
ROM, RAM, data flash
Voltage detector
Clock generator
See Table 1.5.
• 2 voltage detect points
• 5 circuits (Main clock, sub clock, PLL frequency synthesizer, 125-kHz onchip oscillator, 40- MHz on-chip oscillator)
I/O Ports
Programmable I/O
ports
Interrupts
Watchdog Timer
DMA
DMAC
Timer
Timer A
• Oscillation stop detector: Main clock oscillator stop/restart detection
• Frequency divide circuit: Divide-by-1, 2, 4, 8, or 16 selectable
• Low-power consumption modes: Wait mode, stop mode
• Real time clock
• 71 CMOS inputs/outputs, a pull-up resistor selectable
• Interrupt vectors: 70
• External interrupt inputs: 11 (NMI, INT × 6, key input × 4)
• Interrupt priority levels: 7 levels
• 15 bits × 1 (with prescaler)
• Automatic reset start function selectable
• 125-kHz on-chip oscillator for watchdog timer
• 4 channels, Cycle-steal transfer mode
• Trigger sources: 41
• Transfer modes: 2 (single transfer, repeat transfer)
16-bit timer × 5
Timer mode, event counter mode, one-shot timer mode, pulse-width
modulation (PWM) mode
Two-phase pulse signal processing in event counter mode (two-phase
encoder input) × 3
Programmable output mode × 3
Timer B
16-bit timer × 3
Timer mode, event counter mode, pulse frequency measurement mode,
pulse-width measurement mode
Timer function for three- Three-phase motor control timer ×1 (timers A1, A2, A4, and B2 used)
phase motor control
On-chip dead time timer
Timer S (Input
• 16-bit timer × 1 (base timer)
capture/output
• I/O: 8 channels
compare)
Task monitoring timer
16-bit timer ×1 channel
Real-time clock
Count: seconds, minutes, hours, weeks
Serial
UART0 to UART4
4 channels (UART, clock synchronous serial interface)
Interface
1 channels (UART, clock synchronous serial interface, I2C-bus, IEBus) (1)
1 channel
Multi-master I2C-bus interface
A/D Converter
10-bit resolution × 27 channels
Note:
1. IEBus is a trademark of NEC Electronics Corporation.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 2 of 113
M16C/5L Group, M16C/56 Group
Table 1.2
Specifications (80-pin Package) (2/2)
Item
CRC Calculator
Function
CAN Module
Flash Memory
Debug Functions
Operating Frequency/Power Supply
Voltage
Operating Temperature
Package
1. Overview
Specification
• 1 circuit
• CRC-CCITT (X16 + X12 + X5 + 1), CRC-16 (X16 + X15 + X2 + 1) compliant
• MSB/LSB selectable
32-slot message buffer × 1 channel (M16C/5L Group only)
• Programming and erasure supply voltage: 3.0 to 5.5 V
• Programming and erasure endurance: 1,000 times (program ROM 1,
program ROM 2)/10,000 times (data flash)
• Program security: ROM code protect, ID code check
On-board flash rewrite function, address match × 4
32 MHz / 3.0 to 5.5 V
-40°C to 85°C
-40°C to 125°C (1)
80-pin plastic mold LQFP: PLQP0080KB-A (Previous package code: 80P6Q-A)
Note:
1. Refer to Table 1.5 “Product List of M16C/5L Group” and Table 1.6 “Product List of M16C/56 Group”
for Operating Temperature.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 3 of 113
M16C/5L Group, M16C/56 Group
Table 1.3
Item
CPU
Memory
Voltage
Detection
Clock
1. Overview
Specifications (64-pin Package) (1/2)
Function
Specification
Central processing unit M16C/60 Series CPU Core (Multiplier: 16 × 16 $ 32 bits, Multiply-accumulate
unit: 16 × 16 + 32 $ 32 bits))
• Basic instructions: 91
• Minimum instruction execution time:
31.25 ns (f(BCLK) = 32 MHz, VCC = 3.0 to 5.5 V)
• Operating mode: Single-chip mode
ROM, RAM, data flash
Voltage detector
Clock generator
See Table 1.5.
• 2 voltage detect points
• 5 circuits (Main clock, sub clock, PLL frequency synthesizer, 125-kHz onchip oscillator, 40- MHz on-chip oscillator)
I/O Ports
Programmable I/O
ports
Interrupts
Watchdog Timer
DMA
DMAC
Timer
Timer A
• Oscillation stop detector: Main clock oscillator stop/restart detection
• Frequency divide circuit: Divide-by-1, 2, 4, 8, or 16 selectable
• Low-power consumption modes: Wait mode, stop mode
• Real time clock
• 55 CMOS inputs/outputs, a pull-up resistor selectable
• Interrupt vectors: 70
• External interrupt inputs: 11 (NMI, INT × 6, key input × 4)
• Interrupt priority levels: 7 levels
• 15 bits × 1 (with prescaler)
• Automatic reset start function selectable
• 125-kHz on-chip oscillator for watchdog timer
• 4 channels, Cycle-steal transfer mode
• Trigger sources: 39
• Transfer modes: 2 (single transfer, repeat transfer)
16-bit timer × 5
Timer mode, event counter mode, one-shot timer mode, pulse-width
modulation (PWM) mode
Two-phase pulse signal processing in event counter mode (two-phase
encoder input) × 3
Programmable output mode × 3
Timer B
16-bit timer × 3
Timer mode, event counter mode, pulse frequency measurement mode,
pulse-width measurement mode
Timer function for three- Three-phase motor control timer ×1 (timers A1, A2, A4, and B2 used)
phase motor control
On-chip dead time timer
Timer S (Input
• 16-bit timer × 1 (base timer)
capture/output
• I/O: 8 channels
compare)
Task monitoring timer
16-bit timer ×1 channel
Real-time clock
Count: seconds, minutes, hours, weeks
Serial
UART0 to UART3
3 channels (UART, clock synchronous serial interface)
Interface
1 channels (UART, clock synchronous serial interface, I2C-bus, IEBus) (1)
2
1 channel
Multi-master I C-bus interface
A/D Converter
10-bit resolution × 16 channels
Note:
1. IEBus is a trademark of NEC Electronics Corporation.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 4 of 113
M16C/5L Group, M16C/56 Group
Table 1.4
Specifications (64-pin Package) (2/2)
Item
CRC Calculator
Function
CAN Module
Flash Memory
Debug Functions
Operating Frequency/Power Supply
Voltage
Operating Temperature
Package
1. Overview
Specification
• 1 circuit
• CRC-CCITT (X16 + X12 + X5 + 1), CRC-16 (X16 + X15 + X2 + 1) compliant
• MSB/LSB selectable
32-slot message buffer × 1 channel (M16C/5L Group only)
• Programming and erasure supply voltage: 3.0 to 5.5 V
• Programming and erasure endurance: 1,000 times (program ROM 1,
program ROM 2)/10,000 times (data flash)
• Program security: ROM code protect, ID code check
On-board flash rewrite function, address match × 4
32 MHz / 3.0 to 5.5 V
-40°C to 85°C
-40°C to 125°C (1)
64-pin plastic mold LQFP: PLQP0064KB-A (Previous package code: 64P6Q-A)
Note:
1. Refer to Table 1.5 “Product List of M16C/5L Group” and Table 1.6 “Product List of M16C/56 Group”
for Operating Temperature.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 5 of 113
M16C/5L Group, M16C/56 Group
1.3
1. Overview
Product List
Table 1.5 lists product information on the M16C/5L Group, M16C/56 Group. Figure 1.1 shows part
numbers, memory sizes, and packages. Figure 1.2 shows marking drawing (top view).
Table 1.5
Product List of M16C/5L Group
ROM Capacity
Part Number
(D)
R5F35L30JFF
R5F35L23JFE
(D)
R5F35L33JFF
(D)
R5F35L26JFE
(D)
R5F35L36JFF
(D)
R5F35L2EJFE
(D)
R5F35L3EJFF
(D)
(D)
R5F35L30KFF
R5F35L23KFE
(D)
R5F35L33KFF
(D)
R5F35L26KFE
(D)
R5F35L36KFF
(D)
R5F35L2EKFE
(D)
R5F35L3EKFF
(D)
As of Jan.2010
RAM
Capacity
Program
ROM 1
Program
ROM 2
Data flash
64 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
4 Kbytes
96 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
8 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
16 Kbytes
4 Kbytes
x 2 blocks
64 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
4 Kbytes
96 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
8 Kbytes
128 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
12 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
128 Kbytes
256 Kbytes
256 Kbytes
CAN
Package Name
Remarks
PLQP0064KB-A
PLQP0080KB-A
PLQP0064KB-A
PLQP0080KB-A
12 Kbytes
Operating
Temperature
-40°C to 85°C
PLQP0064KB-A
PLQP0080KB-A
20 Kbytes
1 channel
PLQP0064KB-A
PLQP0064KB-A
PLQP0080KB-A
PLQP0064KB-A
PLQP0080KB-A
Operating
Temperature
-40°C to 125°C
PLQP0064KB-A
PLQP0080KB-A
20 Kbytes
PLQP0064KB-A
(D): Under development
(P): Under planning
The old package names are as follows:
PLQP0080KB-A: 80P6Q-A
PLQP0064KB-A: 64P6Q-A
Table 1.6
Product List of M16C/56 Group
ROM Capacity
Part Number
R5F35630JFF
(D)
R5F35623JFE
(D)
R5F35633JFF
(D)
R5F35626JFE
(D)
R5F35636JFF
(D)
R5F3562EJFE
(D)
R5F3563EJFF
(D)
R5F35630KFF
(D)
R5F35623KFE
(D)
R5F35633KFF
(D)
R5F35626KFE
(D)
R5F35636KFF
(D)
R5F3562EKFE
(D)
R5F3563EKFF
(D)
As of Jan.2010
RAM
Capacity
Program
ROM 1
Program
ROM 2
Data flash
64 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
4 Kbytes
96 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
8 Kbytes
128 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
12 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
64 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
4 Kbytes
96 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
8 Kbytes
128 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
12 Kbytes
256 Kbytes
16 Kbytes
4 Kbytes
x 2 blocks
20 Kbytes
256 Kbytes
(D): Under development
(P): Under planning
The old package names are as follows:
PLQP0080KB-A: 80P6Q-A
PLQP0064KB-A: 64P6Q-A
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 6 of 113
CAN
Package Name
Remarks
PLQP0064KB-A
PLQP0080KB-A
PLQP0064KB-A
PLQP0080KB-A
Operating
Temperature
-40°C to 85°C
PLQP0064KB-A
PLQP0080KB-A
20 Kbytes
N/A
PLQP0064KB-A
PLQP0064KB-A
PLQP0080KB-A
PLQP0064KB-A
PLQP0080KB-A
PLQP0064KB-A
PLQP0080KB-A
PLQP0064KB-A
Operating
Temperature
-40°C to 125°C
M16C/5L Group, M16C/56 Group
MCU Part No.
1. Overview
R 5 F 3 5L 2 E J FE
Package type
FE: PLQP0080KB-A (80P6Q-A)
FF: PLQP0064KB-A (64P6Q-A)
Property code
J: Operating temperature -40°C to 85°C
K: Operating temperature -40°C to 125°C
Memory capacity
Program ROM 1/RAM
0: 64 Kbytes/4 Kbytes
3: 96 Kbytes/8 Kbytes
6: 128 Kbytes/12 Kbytes
E: 256 Kbytes/20 Kbytes
Pin
2: 80-pin
3: 64-pin
Group Name
5L: M16C/5L Group
56: M16C/56 Group
16-bit MCU
Memory type
F: Flash memory
Renesas MCU
Renesas semiconductor
Figure 1.1
Correspondence of Part Number, Memory Size, and Package
M16C
R5F35L2EJFE
XXXXXXX
Figure 1.2
Part number
(See Figure 1.1 “Correspondence of Part Number, Memory Size, and Package”.)
Seven digit date code
Marking Diagram of Flash Memory Version (Top View)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 7 of 113
M16C/5L Group, M16C/56 Group
1.4
1. Overview
Block Diagram
Figure 1.3 shows a block diagram of M16C/5L Group, M16C/56 Group 80-pin package. Figure 1.4 shows
a block diagram of the M16C/5L Group, M16C/56 Group 64-pin package.
I/O ports
8
8
8
8
Port P0
Port P1
Port P2
Port P3
Peripherals
Power-on reset
On-chip debugger
M16C/60 Series CPU core
R0H
R1H
R0L
R1L
R2
R3
R3
SB
USP
ISP
Memory
ROM
(1)
RAM
(2)
INTB
A0
A1
FB
FB
PC
FLG
M16C/5L Group, M16C/56 Group 80-Pin Block Diagram
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 8 of 113
8
Voltage detector
Notes:
1. ROM size depends on MCU type.
2. RAM size depends on MCU type
Figure 1.3
7
CRC calculator
(CCITT, CRC-16)
Task monitoring timer
(1 channel)
Watchdog timer
(15 bits)
8
CAN module
A/D converter
(10-bit x 27 channels)
8
125-kHz on-chip oscillator
dedicated to watchdog timer
(32-slot message buffer,
1 channel)
(M16C/5L Group only)
Real-time clock
(8-bit x 1 channel)
8
(Input capture/output compare)
Time measurement: 8 channels
Waveform generating: 8 channels
Port P10
Multi-master I2 C-bus
Timer S
Port P9
DMAC
(4 channels)
XIN-XOUT
XCIN-XCOUT
40-MHz on-chip oscillator
125-kHz on-chip oscillator
PLL frequency synthesizer
Port P8
Three-phase motor control
circuit
Clock generator
Port P7
UART/clock synchronous
SI/O
(8-bit x 5 channels)
Port P6
Timer (16-bit)
Output (timer A): 5
Input (timer B): 3
Multiplier
M16C/5L Group, M16C/56 Group
1. Overview
I/O ports
4
3
8
4
Port P0
Port P1
Port P2
Port P3
Peripherals
On-chip debugger
M16C/60 Series CPU core
R2
R3
R3
SB
USP
ISP
Memory
ROM
(1)
RAM
(2)
INTB
A0
A1
FB
FB
PC
FLG
Notes:
1. ROM size depends on MCU type.
2. RAM size depends on MCU type.
Figure 1.4
M16C/5L Group, M16C/56 Group 64-Pin Block Diagram
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 9 of 113
8
Voltage detector
Power-on reset
Real-time clock
(8-bit x 1 channel)
Watchdog timer
(15 bits)
4
CRC calculator
(CCITT, CRC-16)
Task monitoring timer
(1 channel)
R0L
R1L
8
CAN module
R0H
R1H
8
125-kHz on-chip oscillator
dedicated to watchdog timer
(32-slot message buffer,
1 channel)
(M16C/5L Group only)
A/D converter
(10-bit x 16 channels)
8
(Input capture/output compare)
Time measurement: 8 channels
Waveform generating: 8 channels
Multi-master I2 C bus
Port P10
Timer S
Port P9
DMAC
(4 channels)
XIN-XOUT
XCIN-XCOUT
40-MHz on-chip oscillator
125-kHz on-chip oscillator
PLL frequency synthesizer
Port P8
Three-phase motor control
circuit
Clock generator
Port P7
UART/clock synchronous
serial interface
(8-bit x 4 channels)
Port P6
Timer (16-bit)
Output (timer A): 5
Input (timer B): 3
Multiplier
M16C/5L Group, M16C/56 Group
1.5
1. Overview
Pin Assignments
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
61
40
62
39
63
38
64
37
M16C/5L Group
M16C/56 Group
65
66
67
68
36
35
34
33
69
32
70
31
PLQP0080KB-A
(80P6Q-A)
(Top view)
71
72
73
74
75
76
30
29
28
27
26
25
20
19
18
17
16
15
14
13
12
11
10
9
8
7
P6_3 / TXD0
P3_0 / CLK3
P3_1 / RXD3
P3_2 / TXD3
P3_3 / CTS3 / RTS3
P3_4
P3_5
P3_6
P3_7
P6_4 / CTS1 / RTS1
P6_5 / CLK1
P6_6 / RXD1
P6_7 / TXD1
P7_0 / TXD2 / SDA2 / TA0OUT / CTS1 / RTS1
P7_1 / RXD2 / SCL2 / TA0IN / CLK1
P7_2 / CLK2 / TA1OUT / V / RXD1
P7_3 / CTS2 / RTS2 / TA1IN / V / TXD1
P7_4 / TA2OUT / W
P7_5 / TA2IN / W
P7_6 / TA3OUT
P9_5 / AN2_5/ CLK4
P9_3 / AN2_4 /CTX0 (1)
P9_2 / AN3_2 / TB2IN / CRX0 (1)
P9_1 / AN3_1 / TB1IN
P9_0 / AN3_0 / TB0IN / CLKOUT
CNVSS
P8_7 / XCIN
P8_6 / XCOUT
RESET
XOUT
VSS
XIN
VCC
P8_5 / NMI / SD
P8_4 / INT2 / ZP
P8_3 / INT1
P8_2 / INT0
P8_1 / TA4IN / U
P8_0 / TA4OUT / U
P7_7 / TA3IN
6
21
5
22
80
4
23
79
3
24
78
2
77
1
P0_6 / AN0_6
P0_5 / AN0_5
P0_4 / AN0_4
P0_3 / AN0_3
P0_2 / AN0_2
P0_1 / AN0_1
P0_0 / AN0_0
P10_7 / AN_7 / KI3
P10_6 / AN_6 / KI2
P10_5 / AN_5 / KI1
P10_4 / AN_4 / KI0
P10_3 / AN_3
P10_2 / AN_2
P10_1 / AN_1
AVSS
P10_0 / AN_0
VREF
AVCC
P9_7 / AN2_7 / RXD4
P9_6 / AN2_6 / TXD4
59
60
P0_7 / AN0_7
P1_0 / AN2_0
P1_1 / AN2_1
P1_2 / AN2_2
P1_3 / AN2_3
P1_4
P1_5 / INT3 / ADTRG / IDV
P1_6 / INT4 / IDW
P1_7 / INT5 / INPC1_7 / IDU
P2_0 / OUTC1_0 / INPC1_0 / SDAMM
P2_1 / OUTC1_1 / INPC1_1 / SCLMM
P2_2 / OUTC1_2 / INPC1_2
P2_3 / OUTC1_3 / INPC1_3
P2_4 / OUTC1_4 / INPC1_4
P2_5 / OUTC1_5 / INPC1_5
P2_6 / OUTC1_6 / INPC1_6
P2_7 / OUTC1_7 / INPC1_7
P6_0 / RTCOUT / CTS0 / RTS0
P6_1 / CLK0
P6_2 / RXD0
Figure 1.5 shows the pin assignments for 80-pin package and Figure 1.6 shows the pin assignments for
64-pin package.
Note:
1. There are pins CTX0 and CRX0 only in the M16C/5L group.
Figure 1.5
Pin Assignment for 80-Pin Package (Top View)
Set bits PACR2 to PACR0 in the PACR register to 011b before signals are input or output to individual
pins after reset. When the PACR register is not set, signals are not input or output for some of the pins.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 10 of 113
M16C/5L Group, M16C/56 Group
Table 1.7
Pin
No.
Control
pin
1. Overview
Pin Names, 80-Pin Package (1/2)
Port
Interrupt
Pin
Timer Pin
Timer S Pin
UART/CAN Pin
CLK4
Multimaster
I2C bus
pin
Analog
Pin
1
P9_5
2
P9_3
AN2_5
3
P9_2
TB2IN
4
P9_1
TB1IN
AN3_1
5
CLKOUT P9_0
TB0IN
AN3_0
6
CNVSS
7
XCIN
P8_7
8
XCOUT
P8_6
9
RESET
(1)
AN2_4
CRX0 (1)
AN3_2
CTX0
10 XOUT
11 VSS
12 XIN
13 VCC
14
P8_5
NMI
SD
15
P8_4
INT2
ZP
16
P8_3
INT1
17
P8_2
INT0
18
P8_1
TA4IN/U
19
P8_0
TA4OUT/U
20
P7_7
TA3IN
21
P7_6
TA3OUT
22
P7_5
TA2IN/W
23
P7_4
TA2OUT/W
24
P7_3
TA1IN/V
25
P7_2
TA1OUT/V
CLK2/RXD1
26
P7_1
TA0IN
RXD2/SCL2/CLK1
27
P7_0
TA0OUT
28
P6_7
TXD1
29
P6_6
RXD1
30
P6_5
CLK1
31
P6_4
CTS1/RTS1
32
P3_7
33
P3_6
34
P3_5
35
P3_4
CTS2/RTS2/TXD1
TXD2/SDA2/CTS1/RTS1
36
P3_3
CTS3/RTS3
37
P3_2
TXD3
38
P3_1
RXD3
39
P3_0
CLK3
40
P6_3
TXD0
Note 1. There are pins CTX0 and CRX0 only in the M16C/5L Group
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 11 of 113
M16C/5L Group, M16C/56 Group
Table 1.8
Pin
No.
Control
pin
1. Overview
Pin Names, 80-Pin Package (2/2)
Port
Interrupt
Pin
Timer Pin
Timer S Pin
UART/CAN Pin
41
P6_2
RXD0
42
P6_1
CLK0
Multimaster
I2C bus
pin
Analog
Pin
CTS0/RTS0
43
P6_0
44
P2_7
RTCOUT
OUTC1_7/INPC1_7
45
P2_6
OUTC1_6/INPC1_6
46
P2_5
OUTC1_5/INPC1_5
47
P2_4
OUTC1_4/INPC1_4
48
P2_3
OUTC1_3/INPC1_3
49
P2_2
OUTC1_2/INPC1_2
50
P2_1
OUTC1_1/INPC1_1
SCLMM
51
P2_0
OUTC1_0/INPC1_0
SDAMM
52
P1_7
INT5
IDU
53
P1_6
INT4
IDW
54
P1_5
INT3
IDV
55
P1_4
56
P1_3
AN2_3
57
P1_2
AN2_2
58
P1_1
AN2_1
59
P1_0
AN2_0
60
P0_7
AN0_7
61
P0_6
AN0_6
62
P0_5
AN0_5
63
P0_4
AN0_4
64
P0_3
AN0_3
65
P0_2
AN0_2
66
P0_1
AN0_1
67
P0_0
AN0_0
68
P10_7 KI3
AN_7
69
P10_6 KI2
AN_6
INPC1_7
ADTRG
70
P10_5 KI1
AN_5
71
P10_4 KI0
AN_4
72
P10_3
AN_3
73
P10_2
AN_2
74
P10_1
AN_1
P10_0
AN_0
75 AVSS
76
77 VREF
78 AVCC
79
P9_7
RXD4
AN2_7
80
P9_6
TXD4
AN2_6
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 12 of 113
1. Overview
33
34
35
36
37
38
39
40
41
42
43
44
45
46
49
32
50
31
51
30
52
29
M16C/5L Group
M16C/56 Group
53
54
55
28
27
26
56
25
PLQP0064KB-A
(64P6Q-A)
(Top view)
57
58
59
60
61
24
23
22
21
20
16
15
14
13
12
11
10
9
8
7
6
P3_0 / CLK3
P3_1 / RXD3
P3_2 / TXD3
P3_3 / CTS3 / RTS3
P6_4 / RTS1 / CTS1
P6_5 / CLK1
P6_6 / RXD1
P6_7 / TXD1
P7_0 / TXD2 / SDA2 / TA0OUT / CTS1 / RTS1
P7_1 / RXD2 / SCL2 / TA0IN / CLK1
P7_2 / CLK2 / TA1OUT / V / RXD1
P7_3 / CTS2 / RTS2 / TA1IN / V / TXD1
P7_4 / TA2OUT / W
P7_5 / TA2IN / W
P7_6 / TA3OUT
P7_7 / TA3IN
P9_1 / AN3_1 / TB1IN
P9_0 / AN3_0 / TB0IN / CLKOUT
CNVSS
P8_7 / XCIN
P8_6 / XCOUT
RESET
XOUT
VSS
XIN
VCC
P8_5 / NMI / SD
P8_4 / INT2 / ZP
P8_3 / INT1
P8_2 / INT0
P8_1 / TA4IN / U
P8_0 / TA4OUT / U
5
17
4
18
64
3
19
63
2
62
1
P0_2 / AN0_2
P0_1 / AN0_1
P0_0 / AN0_0
P10_7 / AN_7 / KI3
P10_6 / AN_6 / KI2
P10_5 / AN_5 / KI1
P10_4 / AN_4 / KI0
P10_3 / AN_3
P10_2 / AN_2
P10_1 / AN_1
AVSS
P10_0 / AN_0
VREF
AVCC
P9_3 / AN2_4 /CTX0 (1)
P9_2 / AN3_2 / TB2IN / CRX0 (1)
47
48
P0_3 / AN0_3
P1_5 / INT3 / ADTRG / IDV
P1_6 / INT4 / IDW
P1_7 / INT5 / INPC1_7 / IDU
P2_0 / OUTC1_0 / INPC1_0 / SDAMM
P2_1 / OUTC1_1 / INPC1_1 / SCLMM
P2_2 / OUTC1_2 / INPC1_2
P2_3 / OUTC1_3 / INPC1_3
P2_4 / OUTC1_4 / INPC1_4
P2_5 / OUTC1_5 / INPC1_5
P2_6 / OUTC1_6 / INPC1_6
P2_7 / OUTC1_7 / INPC1_7
P6_0 / RTCOUT / CTS0 / RTS0
P6_1 / CLK0
P6_2 / RXD0
P6_3 / TXD0
M16C/5L Group, M16C/56 Group
Note:
1. There are pins CTX0 and CRX0 only in the M16C/5L group.
Figure 1.6
Pin Assignment for 64-Pin Package (Top View)
Set bits PACR2 to PACR0 in the PACR register to 010b before signals are input or output to individual
pins after reset. When the PACR register is not set, signals are not input or output for some of the pins.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 13 of 113
M16C/5L Group, M16C/56 Group
Table 1.9
Pin
No.
Control
pin
1. Overview
Pin Names, 64-Pin Package (1/2)
Port
Interrupt
Pin
Timer Pin
Timer S Pin
UART/CAN Pin
Multimaster
I2C bus
pin
Analog
Pin
1
P9_1
TB1IN
AN3_1
2
CLKOUT P9_0
TB0IN
AN3_0
3
CNVSS
4
XCIN
P8_7
5
XCOUT
P8_6
6
RESET
7
XOUT
8
VSS
9
XIN
10 VCC
11
P8_5
NMI
SD
12
P8_4
INT2
ZP
13
P8_3
INT1
14
P8_2
INT0
15
P8_1
TA4IN/U
16
P8_0
TA4OUT/U
17
P7_7
TA3IN
18
P7_6
TA3OUT
19
P7_5
TA2IN/W
20
P7_4
TA2OUT/W
21
P7_3
TA1IN/V
CTS2/RTS2/TXD1
22
P7_2
TA1OUT/V
CLK2/RXD1
23
P7_1
TA0IN
RXD2/SCL2/CLK1
24
P7_0
TA0OUT
TXD2/SDA2/CTS1/RTS1
25
P6_7
TXD1
26
P6_6
RXD1
27
P6_5
CLK1
28
P6_4
CTS1/RTS1
29
P3_3
CTS3/RTS3
30
P3_2
TXD3
31
P3_1
RXD3
32
P3_0
CLK3
33
P6_3
TXD0
34
P6_2
RXD0
35
P6_1
CLK0
36
P6_0
37
P2_7
OUTC1_7/INPC1_7
38
P2_6
OUTC1_6/INPC1_6
39
P2_5
OUTC1_5/INPC1_5
40
P2_4
OUTC1_4/INPC1_4
CTS0/RTS0
RTCOUT
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 14 of 113
M16C/5L Group, M16C/56 Group
Table 1.10
Pin
No.
Control
pin
1. Overview
Pin Names, 64-Pin Package (2/2)
Port
Interrupt
Pin
Timer Pin
Timer S Pin
UART/CAN Pin
Multimaster
Analog Pin
I2C bus
pin
41
P2_3
OUTC1_3/INPC1_3
42
P2_2
OUTC1_2/INPC1_2
43
P2_1
OUTC1_1/INPC1_1
SCLMM
44
P2_0
OUTC1_0/INPC1_0
SDAMM
45
P1_7
INT5
IDU
46
P1_6
INT4
IDW
47
P1_5
INT3
IDV
48
P0_3
AN0_3
49
P0_2
AN0_2
50
P0_1
AN0_1
51
P0_0
AN0_0
52
P10_7 KI3
AN_7
INPC1_7
ADTRG
53
P10_6 KI2
AN_6
54
P10_5 KI1
AN_5
55
P10_4 KI0
AN_4
56
P10_3
AN_3
57
P10_2
AN_2
58
P10_1
AN_1
P10_0
AN_0
59 AVSS
60
61 VREF
62 AVCC
63
P9_3
64
P9_2
TB2IN
CTX0 (1)
AN2_4
CRX0 (1)
AN3_2
Note 1. There are pins CTX0 and CRX0 only in the M16C/5L Group.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 15 of 113
M16C/5L Group, M16C/56 Group
1.6
1. Overview
Pin Functions
Table 1.11
Pin Functions (64-Pin and 80-Pin Packages)
Signal Name
Pin Name
I/O
Description
Power supply
VCC, VSS
I
Apply 3.0 V to 5.5 V to VCC pin and 0 V to VSS pin.
Analog power
supply
AVCC,
AVSS
I
Power supply for the A/D converter. AVCC and AVSS should be
connected to VCC and VSS, respectively.
Reset input
RESET
I
Low active input pin. Driving this low resets the MCU.
CNVSS
CNVSS
I
Connect the CNVSS to VSS.
Main clock input
XIN
I
Main clock output
XOUT
Input/output pin for the main clock oscillator. Connect a ceramic
resonator or crystal oscillator between XIN and XOUT. (1) To apply
an external clock, connect it to XIN and leave XOUT open. When
XIN is not used, connect XIN to VCC pin and leave XOUT open.
O
Sub clock input
XCIN
I
Sub clock output
XCOUT
O
Clock output
CLKOUT
INT interrupt input
INT0 to INT5
NMI input
Key input interrupt
Timer A
Input/output for the sub clock oscillator. Connect a crystal oscillator
between XCIN and XCOUT.
O
This pin outputs the clock having the same frequency as f1, f8, f32,
or fC.
I
Low active input pins for INT interrupt. INT2 is used to input Z-phase
of timer A.
NMI
I
Low active input pin for NMI interrupt.
KI0 to KI3
I
Low active Input pins for the key input interrupt
TA0OUT to
TA4OUT
I/O
Timers A0 to A4 input/output pins
TA0IN to TA4IN
I
Timers A0 to A4 input pins
ZP
I
Input pin for Z-phase
TB0IN to TB2IN
I
Timers B0 to B2 input pins
Three-phase motor U,U,V,V,W,W
control timer
IDU, IDW, IDV, SD
O
Output pins for three-phase motor control timer
I
Input pins for three-phase motor control timer
Real time clock
RTCOUT
O
Output pin for real time clock
Serial interface
CTS0 to CTS3
I
Input pins to control data transmission
RTS0 to RTS3
O
Output pins to control data reception
CLK0 to CLK3
I/O
Transfer clock input/output pins
RXD0 to RXD3
I
Serial data input pins
TXD0 to TXD3
O
Serial data output pins
SDA2
I/O
Serial data input/output pin
SCL2
I/O
Timer B
I2C
mode
Multi-master
bus
I2C
SDAMM
SCLMM
I/O
Transfer clock input/output pin
Serial data input/output pin
Transfer clock input/output pin
Note 1. Please contact the oscillator manufacturer for oscillation characteristic.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 16 of 113
M16C/5L Group, M16C/56 Group
Table 1.12
1. Overview
Pin Functions (64-Pin and 80-Pin Packages)
Signal Name
Pin Name
I/O
Reference voltage
input
VREF
A/D converter
AN_0 to AN_7
AN0_0 to AN0_3
AN2_4
AN3_0 to AN3_2
I
ADTRG
I
INPC1_0 to
INPC1_7
I
OUTC1_0 to
OUTC1_7
O
CRX0
I
CTX0
O
Timer S
CAN module(1)
I/O port
P0_0 to P0_3
P1_5 to P1_7
P2_0 to P2_7
P3_0 to P3_3
P6_0 to P6_7
P7_0 to P7_7
P8_0 to P8_7
P9_0 to P9_3
P10_0 to P10_7
I
Description
Reference voltage input pin for the A/D converter.
Analog input pins for the A/D converter
Low active input pin for an external A/D trigger
Input pins for time measurement function
Output pins for waveform generating function
Input pin for CAN communication
Output pin for CAN communication
CMOS I/O ports. A direction register determines whether each pin is
used as an input port or an output port. Pull-up resistor is selectable
for every unit of 4 input ports.
I/O
Note 1. There is CAN module only in the M16C/5L group.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 17 of 113
M16C/5L Group, M16C/56 Group
Table 1.13
Pin Functions (80-Pin Package Only)
Signal Name
Serial interface
A/D converter
I/O port
1. Overview
Pin Name
CLK4
I/O
Description
I/O Transfer clock I/O pin
RXD4
I
Serial data input pin
TXD4
O
Serial data output pin
AN0_4 to AN0_7
AN2_0 to AN2_3
AN2_5 to AN2_7
I
P0_4 to P0_7
P1_0 to P1_4
P3_4 to P3_7
P9_5 to P9_7
Analog input pins for the A/D converter
CMOS I/O ports. A direction register determines whether
each pin is used as an input port or an output port. Pull-up
I/O
resistor is selectable for every unit of 4 input ports.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 18 of 113
M16C/5L Group, M16C/56 Group
2.
2. Central Processing Unit (CPU)
Central Processing Unit (CPU)
Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of thirteen
configure a register bank. There are two sets of register banks.
b15
b31
b8 b7
b0
R2
R0H(high-order bits of R0) R0L (low-order bits of R0)
R3
R1H(high-order bits of R1) R1L (low-order bits of R1)
Data registers (1)
R2
R3
A0
Address registers (1)
A1
FB
b19
b15
Frame base registers (1)
b0
Interrupt table register
INTBL
INTBH
INTBH is the 4 high-order bits of INTB register and
INTBL is the 16 low-order bits
b19
b0
Program counter
PC
b15
b0
User stack pointer
USP
ISP
Interrupt stack pointer
SB
Static base register
b15
b0
FLG
b15
b8
IPL
b7
U I
Flag register
b0
O B S Z D C
Carry flag
Debug flag
Zero flag
Sign flag
Register bank select flag
Overflow flag
Interrupt enable flag
Stack pointer select flag
Reserved area
Processor interrupt priority level
Reserved area
Note:
1. These registers configure a register bank. There are two register banks.
Figure 2.1
Central Processing Unit Registers
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 19 of 113
M16C/5L Group, M16C/56 Group
2.1
2. Central Processing Unit (CPU)
General Purpose Registers
2.1.1
Data Registers (R0, R1, R2, and R3)
The R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic and logic operations. R0 and
R1 can be split into high-order (R0H/R1H) and low-order bits (R0L/R1L) to be used separately as 8-bit
data registers. R0 can be combined with R2 and used as a 32-bit data register (R2R0). The same
applies to R3R1.
2.1.2
Address Registers (A0 and A1)
A0 and A1 are 16-bit registers used for indirect addressing, relative addressing, transfer, arithmetic and
logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).
2.1.3
Frame Base Register (FB)
FB is a 16-bit register used for FB relative addressing.
2.1.4
Interrupt Table Register (INTB)
INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.
2.1.5
Program Counter (PC)
PC is a 20-bit register that indicates the address of the next instruction to be executed.
2.1.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
The stack pointers (SP), USP and ISP, each have 16 bits. The U flag is used to switch between USP
and ISP.
2.1.7
Static Base Register (SB)
SB is a 16-bit register used for SB-relative addressing.
2.1.8
Flag Register (FLG)
FLG is a 11-bit register that indicates the CPU state.
2.1.8.1
Carry Flag (C Flag)
The C flag retains a carry, borrow, or shift-out bit that has been generated by the arithmetic/logic unit.
2.1.8.2
Debug Flag (D Flag)
The D flag is for debugging purposes only. Set it to 0.
2.1.8.3
Zero Flag (Z Flag)
The Z flag becomes 1 when an arithmetic operation results in 0; otherwise it becomes 0.
2.1.8.4
Sign Flag (S Flag)
The S flag becomes 1 when an arithmetic operation results in a negative value; otherwise it becomes 0.
2.1.8.5
Register Bank Select Flag (B Flag)
Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 20 of 113
M16C/5L Group, M16C/56 Group
2.1.8.6
2. Central Processing Unit (CPU)
Overflow Flag (O Flag)
The O flag becomes set to 1 when an arithmetic operation results in an overflow; otherwise it becomes
0.
2.1.8.7
Interrupt Enable Flag (I Flag)
The I flag enables maskable interrupts.
Maskable interrupts are disabled when the I flag is 0, and enabled when it is 1. The I flag is 0 when an
interrupt request is acknowledged.
2.1.8.8
Stack Pointer Select Flag (U Flag)
ISP is selected when the U flag is 0. USP is selected when the U flag is 1.
The U flag becomes 0 when a hardware interrupt request is acknowledged or the INT instruction of
software interrupt number 0 to 31 is executed.
2.1.8.9
Processor Interrupt Priority Level (IPL)
IPL is a 3-bit register and assigns processor interrupt priority levels from 0 to 7.
If a requested interrupt has a higher priority than IPL, the interrupt is enabled.
2.1.8.10
Reserved Areas
Only write 0 to bits assigned as reserved areas. The read value is undefined.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 21 of 113
M16C/5L Group, M16C/56 Group
3.
3. Memory
Memory
Special Function Registers (SFRs) are allocated from address 00000h to 003FFh and from 0D000h to
0D7FFh. Peripheral function control registers are located here. All blank spaces within SFRs are reserved,
so do not access any blank spaces.
The internal RAM is allocated from address 00400h to superior direction. For example, a 8-Kbyte internal
RAM is addressed from 00400h to 023FFh. The internal RAM is used not only for data storage but also for
stack area when subroutines are called or when interrupt request are acknowledged.
The internal ROM is flash memory. Three internal ROM areas are available: data flash, program ROM 1,
and program ROM 2.
The data flash is addressed from 0E000h to 0FFFFh. This data flash space is used not only for data storage
but also for program storage.
Program ROM 2 is assigned addresses 10000h to 13FFFh. Program ROM 1 is assigned addresses
FFFFFh to inferior direction. For example, the 64-Kbyte program ROM 1 space has addresses F0000h to
FFFFFh.
The special page vectors are assigned addresses FFE00h to FFFD7h. They are used for the JMPS
instruction and JSRS instruction. Refer to the M16C/60, M16C/20, M16C/Tiny Series Software Manual for
details.
The fixed vector table for interrupts, ID code write address, OFS1 address and OSF2 address are assigned
addresses FFFDBh to FFFFFh.
The 256 bytes beginning with the start address set in the INTB register compose the relocatable vector table
for interrupts.
00000h
SFRs
00400h
Internal RAM
XXXXXh
Reserved
0D000h
Internal RAM
Capacity
XXXXXh
4 Kbytes
013FFh
8 Kbytes
023FFh
12 Kbytes
033FFh
20 Kbytes
053FFh
SFRs
0D800h
Reserved
0E000h
Internal ROM
(Data flash)
10000h
Internal ROM
(Program ROM 2)
13000h
On-chip debugger
monitor area
13FF0h
User boot code area
13FFFh
14000h
Relocatable vector table
Reserved
256 bytes beginning with the start
address set in the INTB register
Internal ROM
Capacity
FFE00h
YYYYYh
64 Kbytes
F0000h
96 Kbytes
E8000h
128 Kbytes
E0000h
256 Kbytes
C0000h
FFFD8h
YYYYYh
FFFFFh
Internal ROM
(Program ROM 1)
FFFDBh
FFFFFh
Special page vector
table
Reserved
Fixed vector table
ID code address
OFS1 address, OFS2
address
Notes:
1. Do not access the reserved areas.
2. The figure above applies under the following conditions:
-The PM10 bit in the PM1 register is set to 1 (addresses from 0E000h to 0FFFFh are used as data flash)
-The PRG2C0 bit in the PRG2C register is set to 0 (program ROM 2 enabled)
Figure 3.1
Memory Map
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 22 of 113
M16C/5L Group, M16C/56 Group
4.
4. Special Function Registers (SFRs)
Special Function Registers (SFRs)
4.1
SFRs
An SFR is a control register for a peripheral function. Table 4.1 SFR List (1) to Table 4.34 SFR List (34) list
SFR information.
Table 4.1
SFR List (1)
Address
0000h
0001h
0002h
0003h
0004h
0005h
0006h
0007h
0008h
0009h
000Ah
000Bh
000Ch
000Dh
000Eh
000Fh
0010h
0011h
0012h
0013h
0014h
0015h
0016h
0017h
Register
Symbol
Reset Value
PM0
PM1
CM0
CM1
00h
0000 1000b
0100 1000b
0010 0000b
PRCR
00h
CM2
0X00 0010b (2)
Program 2 Area Control Register
PRG2C
XXXX XX00b
Peripheral Clock Select Register
PCLKR
0000 0011b
Clock Prescaler Reset Flag
CPSRF
0XXX XXXXb
Processor Mode Register 0
Processor Mode Register 1
System Clock Control Register 0
System Clock Control Register 1
Protect Register
Oscillation Stop Detection Register
0018h
Reset Source Determine Register
RSTFR
XX0X 001Xb (Hardware Reset) (3)
0019h
Voltage Detector 2 Flag Register
VCR1
0000 1000b (1)
001Ah
Voltage Detector Operation Enable Register
VCR2
000X 0000b (1, 4)
001X 0000b (1, 5)
PLL Control Register 0
PLC0
0X01 X010b
Processor Mode Register 2
PM2
XX00 0X01b
001Bh
001Ch
001Dh
001Eh
001Fh
X: Undefined
Blanks are reserved. No access is allowed.
Notes:
1. Software reset, watchdog timer reset, oscillation stop detection reset, and voltage monitor 2 reset do
not affect registers: VCR1 and VCR2.
2. Oscillation stop detection reset does not affect bits CM20, CM21, and CM27.
3. The state of the bits in the RSTFR register depends on the reset type.
4. When the LVDAS bit of address OFS1 is 1 at hardware reset.
5. This value shows the value after a voltage monitor 0 reset, power-on reset or when the LVDAS bit of
address OFS1 is 0 at hardware reset.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 23 of 113
M16C/5L Group, M16C/56 Group
Table 4.2
4. Special Function Registers (SFRs)
SFR List (2)
Address
Register
0020h
0021h
0022h 40-MHz On-Chip Oscillator Control Register 0
0023h
0024h 40-MHz On-Chip Oscillator Control Register 2
0025h
0026h Voltage Monitor Function Select Register
0027h
0028h Voltage Detector 2 Level Select Register
Symbol
Reset Value
FRA0
XXXX XX00b
FRA2
0XX0 X000b
VWCE
00h
VD2LS
0000 0100b (1)
Voltage Monitor 0 Control Register
VW0C
1100 1X10b (2, 3)
1100 1X11b (2, 4)
Voltage Monitor 2 Control Register
VW2C
1000 0X10b (2, 5)
0029h
002Ah
002Bh
002Ch
002Dh
002Eh
002Fh
0030h
0031h
0032h
0033h
0034h
0035h
0036h
0037h
0038h
0039h
003Ah
003Bh
003Ch
003Dh
003Eh
003Fh
X: Undefined
Blanks are reserved. No access is allowed.
Notes:
1. Hardware reset, power-on reset, voltage monitor 0 reset, or voltage monitor 2 reset.
2. Software reset, watchdog timer reset, oscillation stop detection reset, voltage monitor 0 reset, and
voltage monitor 2 reset do not affect the VW0C register or bits VW2C2 and VW2C3 in the VW2C
register.
3. When the LVDAS bit of address OFS1 is 1 at hardware reset.
4. This value shows the value after a voltage monitor 0 reset, power-on reset, or when the LVDAS bit of
address OFS1 is 0 at hardware reset.
5. Hardware reset, power-on reset, or voltage monitor 0 reset.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 24 of 113
M16C/5L Group, M16C/56 Group
Table 4.3
Address
0040h
4. Special Function Registers (SFRs)
SFR List (3)
Register
Symbol
Reset Value
INT3IC
XX00 X000b
0041h
0042h
0043h
0044h
INT3 Interrupt Control Register
0045h
0046h
0047h
0048h
INT5 Interrupt Control Register
0049h
INT5IC
XX00 X000b
INT4IC
BCNIC,
TMOSIC
DM0IC
XX00 X000b
XXXX X000b
004Bh
INT4 Interrupt Control Register
UART2 Bus Collision Detection Interrupt Control Register,
Task Monitoring Timer Interrupt Control Register
DMA0 Interrupt Control Register
004Ch
DMA1 Interrupt Control Register
DM1IC
XXXX X000b
004Dh
Key Input Interrupt Control Register
KUPIC
XXXX X000b
004Eh
A/D Conversion Interrupt Control Register
ADIC
XXXX X000b
004Fh
UART2 Transmit Interrupt Control Register
S2TIC
XXXX X000b
0050h
UART2 Receive Interrupt Control Register
S2RIC
XXXX X000b
0051h
UART0 Transmit Interrupt Control Register
S0TIC
XXXX X000b
0052h
UART0 Receive Interrupt Control Register
S0RIC
XXXX X000b
0053h
UART1 Transmit Interrupt Control Register
S1TIC
XXXX X000b
0054h
UART1 Receive Interrupt Control Register
S1RIC
XXXX X000b
0055h
Timer A0 Interrupt Control Register
TA0IC
XXXX X000b
0056h
Timer A1 Interrupt Control Register
TA1IC
XXXX X000b
0057h
Timer A2 Interrupt Control Register
TA2IC
XXXX X000b
0058h
Timer A3 Interrupt Control Register
TA3IC
XXXX X000b
0059h
Timer A4 Interrupt Control Register
TA4IC
XXXX X000b
005Ah
Timer B0 Interrupt Control Register
TB0IC
XXXX X000b
005Bh
Timer B1 Interrupt Control Register
TB1IC
XXXX X000b
005Ch
Timer B2 Interrupt Control Register
TB2IC
XXXX X000b
005Dh
INT0 Interrupt Control Register
INT0IC
XX00 X000b
005Eh
INT1 Interrupt Control Register
INT1IC
XX00 X000b
005Fh
INT2 Interrupt Control Register
INT2IC
XX00 X000b
004Ah
XXXX X000b
0060h
0061h
0062h
0063h
0064h
0065h
0066h
0067h
0068h
0069h
DMA2 Interrupt Control Register
DM2IC
XXXX X000b
006Ah
DMA3 Interrupt Control Register
DM3IC
XXXX X000b
S4TIC,
RTCCIC
XXXX X000b
006Bh
006Ch
006Dh
006Eh
UART4 Transmit Interrupt Control Register,
Real-Time Clock Compare Interrupt Control Register
X: Undefined
Blanks are reserved. No access is allowed.
006Fh
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 25 of 113
M16C/5L Group, M16C/56 Group
Table 4.4
4. Special Function Registers (SFRs)
SFR List (4)
Address
Register
0070h UART4 Receive Interrupt Control Register
0071h CAN0 Wakeup Interrupt Control Register
UART3 Transmit Interrupt Control Register,
0072h
CAN0 Error Interrupt Control Register
0073h UART3 Receive Interrupt Control Register
0074h Real-Time Clock Cycle Interrupt Control Register
0075h CAN0 Receive Completion Interrupt Control Register
0076h CAN0 Transmit Completion Interrupt Control Register
0077h CAN0 Receive FIFO Interrupt Control Register
0078h CAN0 Transmit FIFO Interrupt Control Register
0079h IC/OC Interrupt 0 Control Register
007Ah IC/OC Channel 0 Interrupt Control Register
IC/OC Interrupt 1 Control Register,
007Bh
I2C-bus Interface Interrupt Control Register
IC/OC Channel 1 Interrupt Control Register,
007Ch
SCL/SDA Interrupt Control Register
007Dh IC/OC Channel 2 Interrupt Control Register
007Eh IC/OC Channel 3 Interrupt Control Register
007Fh IC/OC Base Timer Interrupt Control Register
0080h
0081h
0082h
0083h
0084h
0085h
0086h
0087h
0088h
0089h
008Ah
008Bh
008Ch
008Dh
008Eh
008Fh
0090h
0091h
0092h
0093h
0094h
0095h
0096h
0097h
0098h
0099h
009Ah
009Bh
009Ch
009Dh
009Eh
009Fh
00A0h to
015Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 26 of 113
Symbol
S4RIC
C0WIC
S3TIC,
C0EIC
S3RIC
RTCTIC
C0RIC
C0TIC
C0FRIC
C0FTIC
ICOC0IC
ICOCH0IC
ICOC1IC,
IICIC
ICOCH1IC,
SCLDAIC
ICOCH2IC
ICOCH3IC
BTIC
Reset Value
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
XXXX X000b
M16C/5L Group, M16C/56 Group
Table 4.5
4. Special Function Registers (SFRs)
SFR List (5)
Address
Register
0160h
0161h
0162h
0163h
0164h
0165h
0166h
0167h
0168h
0169h
016Ah
016Bh
016Ch
016Dh
016Eh
016Fh
0170h
0171h
0172h
0173h
0174h
0175h
0176h
0177h
0178h
0179h
017Ah
017Bh
017Ch
017Dh
017Eh
017Fh
0180h
0181h DMA0 Source Pointer
0182h
0183h
0184h
0185h DMA0 Destination Pointer
0186h
0187h
0188h
DMA0 Transfer Counter
0189h
018Ah
018Bh
018Ch DMA0 Control Register
018Dh
018Eh
018Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 27 of 113
Symbol
Reset Value
SAR0
XXh
XXh
0Xh
DAR0
XXh
XXh
0Xh
TCR0
XXh
XXh
DM0CON
0000 0X00b
M16C/5L Group, M16C/56 Group
Table 4.6
4. Special Function Registers (SFRs)
SFR List (6)
Address
Register
0190h
0191h DMA1 Source Pointer
0192h
0193h
0194h
0195h DMA1 Destination Pointer
0196h
0197h
0198h
DMA1 Transfer Counter
0199h
019Ah
019Bh
019Ch DMA1 Control Register
019Dh
019Eh
019Fh
01A0h
01A1h DMA2 Source Pointer
01A2h
01A3h
01A4h
01A5h DMA2 Destination Pointer
01A6h
01A7h
01A8h
DMA2 Transfer Counter
01A9h
01AAh
01ABh
01ACh DMA2 Control Register
01ADh
01AEh
01AFh
01B0h
01B1h DMA3 Source Pointer
01B2h
01B3h
01B4h
01B5h DMA3 Destination Pointer
01B6h
01B7h
01B8h
DMA3 Transfer Counter
01B9h
01BAh
01BBh
01BCh DMA3 Control Register
01BDh
01BEh
01BFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 28 of 113
Symbol
SAR1
Reset Value
XXh
XXh
0Xh
DAR1
XXh
XXh
0Xh
TCR1
XXh
XXh
DM1CON
0000 0X00b
SAR2
XXh
XXh
0Xh
DAR2
XXh
XXh
0Xh
TCR2
XXh
XXh
DM2CON
0000 0X00b
SAR3
XXh
XXh
0Xh
DAR3
XXh
XXh
0Xh
TCR3
XXh
XXh
DM3CON
0000 0X00b
M16C/5L Group, M16C/56 Group
Table 4.7
4. Special Function Registers (SFRs)
SFR List (7)
Address
Register
01C0h
Timer B0-1 Register
01C1h
01C2h
Timer B1-1 Register
01C3h
01C4h
Timer B2-1 Register
01C5h
01C6h Pulse Period/Width Measurement Mode Function Select Register 1
01C7h
01C8h Timer B Count Source Select Register 0
01C9h Timer B Count Source Select Register 1
01CAh
01CBh Timer AB Division Control Register 0
01CCh
01CDh
01CEh
01CFh
01D0h Timer A Count Source Select Register 0
01D1h Timer A Count Source Select Register 1
01D2h Timer A Count Source Select Register 2
01D3h
01D4h 16-Bit Pulse Width Modulation Mode Function Select Register
01D5h Timer A Waveform Output Function Select Register
01D6h
01D7h
01D8h Timer A Output Waveform Change Enable Register
01D9h
01DAh Three-Phase Protect Control Register
01DBh
01DCh
01DDh
01DEh
01DFh
01E0h
01E1h
01E2h
01E3h
01E4h
01E5h
01E6h
01E7h
01E8h
01E9h
01EAh
01EBh
01ECh
01EDh
01EEh
01EFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 29 of 113
Symbol
PPWFS1
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXXX X000b
TBCS0
TBCS1
00h
X0h
TCKDIVC0
0000 X000b
TACS0
TACS1
TACS2
00h
00h
X0h
PWMFS
TAPOFS
0XX0 X00Xb
XXX0 0000b
TAOW
XXX0 X00Xb
TPRC
00h
TB01
TB11
TB21
M16C/5L Group, M16C/56 Group
Table 4.8
4. Special Function Registers (SFRs)
SFR List (8)
Address
Register
01F0h
Task Monitor Timer Register
01F1h
01F2h Task Monitor Timer Count Start Flag
01F3h Task Monitor Timer Count Source Select Register
01F4h Task Monitor Timer Protect Register
01F5h
01F6h
01F7h
01F8h
01F9h
01FAh
01FBh
01FCh
01FDh
01FEh
01FFh
0200h
0201h
0202h
0203h
0204h
0205h Interrupt Source Select Register 3
0206h Interrupt Source Select Register 2
0207h Interrupt Source Select Register
0208h
0209h
020Ah
020Bh
020Ch
020Dh
020Eh Address Match Interrupt Enable Register
020Fh Address Match Interrupt Enable Register 2
0210h
0211h Address Match Interrupt Register 0
0212h
0213h
0214h
0215h Address Match Interrupt Register 1
0216h
0217h
0218h
0219h Address Match Interrupt Register 2
021Ah
021Bh
021Ch
021Dh Address Match Interrupt Register 3
021Eh
021Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 30 of 113
Symbol
TMOSSR
TMOSCS
TMOSPR
Reset Value
XXh
XXh
XXXX XXX0b
XXXX 0000b
00h
IFSR3A
IFSR2A
IFSR
00h
00h
00h
AIER
AIER2
XXXX XX00b
XXXX XX00b
00h
00h
X0h
TMOS
RMAD0
RMAD1
00h
00h
X0h
RMAD2
00h
00h
X0h
RMAD3
00h
00h
X0h
M16C/5L Group, M16C/56 Group
Table 4.9
Address
4. Special Function Registers (SFRs)
SFR List (9)
Flash Memory Control Register 0
FMR0
0221h Flash Memory Control Register 1
0222h Flash Memory Control Register 2
0223h Flash Memory Control Register 3
0224h
0225h
0226h
0227h
0228h
0229h
022Ah
022Bh
022Ch
022Dh
022Eh
022Fh
0230h Flash Memory Control Register 6
0231h
0232h
0233h
0234h
0235h
0236h
0237h
0238h
0239h
023Ah
023Bh
023Ch
023Dh
023Eh
023Fh
0240h
0241h
0242h
0243h
0244h
0245h
0246h
0247h
0248h UART0 Transmit/Receive Mode Register
0249h UART0 Bit Rate Register
024Ah
UART0 Transmit Buffer Register
024Bh
024Ch UART0 Transmit/Receive Control Register 0
024Dh UART0 Transmit/Receive Control Register 1
024Eh
UART0 Receive Buffer Register
024Fh
X: Undefined
Blanks are reserved. No access is allowed.
FMR1
FMR2
FMR3
Reset Value
0000 0001b (Other
than user boot mode)
0010 0001b (User boot
mode)
00X0 XX0Xb
XXXX 0000b
XXXX 0000b
FMR6
XX0X XX00b
U0MR
U0BRG
00h
XXh
XXh
XXh
0000 1000b
0000 0010b
XXh
XXh
0220h
Register
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 31 of 113
Symbol
U0TB
U0C0
U0C1
U0RB
M16C/5L Group, M16C/56 Group
Table 4.10
4. Special Function Registers (SFRs)
SFR List (10)
Address
Register
0250h
0251h
0252h UART Clock Select Register
0253h
0254h
0255h
0256h
0257h
0258h UART1 Transmit/Receive Mode Register
0259h UART1 Bit Rate Register
025Ah
UART1 Transmit Buffer Register
025Bh
025Ch UART1 Transmit/Receive Control Register 0
025Dh UART1 Transmit/Receive Control Register 1
025Eh
UART1 Receive Buffer Register
025Fh
0260h
0261h
0262h
0263h
0264h UART2 Special Mode Register 4
0265h UART2 Special Mode Register 3
0266h UART2 Special Mode Register 2
0267h UART2 Special Mode Register
0268h UART2 Transmit/Receive Mode Register
0269h UART2 Bit Rate Register
026Ah
UART2 Transmit Buffer Register
026Bh
026Ch UART2 Transmit/Receive Control Register 0
026Dh UART2 Transmit/Receive Control Register 1
026Eh
UART2 Receive Buffer Register
026Fh
0270h
0271h
0272h
0273h
0274h
0275h
0276h
0277h
0278h
0279h
027Ah
027Bh
027Ch
027Dh
027Eh
027Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 32 of 113
Symbol
Reset Value
UCLKSEL0
X0h
U1MR
U1BRG
00h
XXh
XXh
XXh
0000 1000b
0000 0010b
XXh
XXh
U1TB
U1C0
U1C1
U1RB
U2SMR4
U2SMR3
U2SMR2
U2SMR
U2MR
U2BRG
U2TB
U2C0
U2C1
U2RB
00h
000X 0X0Xb
X000 0000b
X000 0000b
00h
XXh
XXh
XXh
0000 1000b
0000 0010b
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.11
4. Special Function Registers (SFRs)
SFR List (11)
Address
Register
0280h
0281h
0282h
0283h
0284h
0285h
0286h
0287h
0288h
0289h
028Ah
028Bh
028Ch
028Dh
028Eh
028Fh
0290h
0291h
0292h
0293h
0294h
0295h
0296h
0297h
0298h UART4 Transmit/Receive Mode Register
0299h UART4 Bit Rate Register
029Ah
UART4 Transmit Buffer Register
029Bh
029Ch UART4 Transmit/Receive Control Register 0
029Dh UART4 Transmit/Receive Control Register 1
029Eh
UART4 Receive Buffer Register
029Fh
02A0h
02A1h
02A2h
02A3h
02A4h
02A5h
02A6h
02A7h
02A8h UART3 Transmit/Receive Mode Register
02A9h UART3 Bit Rate Register
02AAh
UART3 Transmit Buffer Register
02ABh
02ACh UART3 Transmit/Receive Control Register 0
02ADh UART3 Transmit/Receive Control Register 1
02AEh
UART3 Receive Buffer Register
02AFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 33 of 113
Symbol
Reset Value
U4MR
U4BRG
00h
XXh
XXh
XXh
0000 1000b
0000 0010b
XXh
XXh
U4TB
U4C0
U4C1
U4RB
U3MR
U3BRG
U3TB
U3C0
U3C1
U3RB
00h
XXh
XXh
XXh
0000 1000b
0000 0010b
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.12
4. Special Function Registers (SFRs)
SFR List (12)
Address
Register
02B0h I2C0 Data Shift Register
02B1h
02B2h I2C0 Address Register 0
02B3h I2C0 Control Register 0
02B4h I2C0 Clock Control Register
02B5h I2C0 Start/Stop Condition Control Register
02B6h I2C0 Control Register 1
02B7h I2C0 Control Register 2
02B8h I2C0 Status Register 0
02B9h I2C0 Status Register 1
02BAh I2C0 Address Register 1
02BBh I2C0 Address Register 2
02BCh
02BDh
02BEh
02BFh
02C0h Time Measurement Register 0
02C1h Waveform Generation Register 0
02C2h Time Measurement Register 1
02C3h Waveform Generation Register 1
02C4h Time Measurement Register 2
02C5h Waveform Generation Register 2
02C6h Time Measurement Register 3
02C7h Waveform Generation Register 3
02C8h Time Measurement Register 4
02C9h Waveform Generation Register 4
02CAh Time Measurement Register 5
02CBh Waveform Generation Register 5
02CCh Time Measurement Register 6
02CDh Waveform Generation Register 6
02CEh Time Measurement Register 7
02CFh Waveform Generation Register 7
02D0h Waveform Generation Control Register 0
02D1h Waveform Generation Control Register 1
02D2h Waveform Generation Control Register 2
02D3h Waveform Generation Control Register 3
02D4h Waveform Generation Control Register 4
02D5h Waveform Generation Control Register 5
02D6h Waveform Generation Control Register 6
02D7h Waveform Generation Control Register 7
02D8h Time Measurement Control Register 0
02D9h Time Measurement Control Register 1
02DAh Time Measurement Control Register 2
02DBh Time Measurement Control Register 3
02DCh Time Measurement Control Register 4
02DDh Time Measurement Control Register 5
02DEh Time Measurement Control Register 6
02DFh Time Measurement Control Register 7
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 34 of 113
Symbol
S00
Reset Value
XXh
S0D0
S1D0
S20
S2D0
S3D0
S4D0
S10
S11
S0D1
S0D2
0000 000Xb
0000 0000b
00h
0001 1010b
0011 0000b
0000 0000b
0001 000Xb
XXXX X000b
0000 000Xb
0000 000Xb
G1TM0
G1PO0
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
0X00 XX00b
0X00 XX00b
0X00 XX00b
0X00 XX00b
0X00 XX00b
0X00 XX00b
0X00 XX00b
0X00 XX00b
00h
00h
00h
00h
00h
00h
00h
00h
G1TM1
G1PO1
G1TM2
G1PO2
G1TM3
G1PO3
G1TM4
G1PO4
G1TM5
G1PO5
G1TM6
G1PO6
G1TM7
G1PO7
G1POCR0
G1POCR1
G1POCR2
G1POCR3
G1POCR4
G1POCR5
G1POCR6
G1POCR7
G1TMCR0
G1TMCR1
G1TMCR2
G1TMCR3
G1TMCR4
G1TMCR5
G1TMCR6
G1TMCR7
M16C/5L Group, M16C/56 Group
Table 4.13
4. Special Function Registers (SFRs)
SFR List (13)
Address
Register
02E0h
Base Timer Register
02E1h
02E2h Base Timer Control Register 0
02E3h Base Timer Control Register 1
02E4h Time Measurement Prescaler Register 6
02E5h Time Measurement Prescaler Register 7
02E6h Function Enable Register
02E7h Function Select Register
02E8h
Base Timer Reset Register
02E9h
02EAh Count Source Divide Register
02EBh
02ECh Waveform Output Master Enable Register
02EDh
02EEh Timer S I/O Control Register 0
02EFh Timer S I/O Control Register 1
02F0h Interrupt Request Register
02F1h Interrupt Enable Register 0
02F2h Interrupt Enable Register 1
02F3h
02F4h
02F5h
02F6h
02F7h
02F8h
02F9h
02FAh
02FBh
02FCh
02FDh
02FEh NMI Digital Debounce Register
02FFh P1_7 Digital Debounce Register
0300h
0301h
0302h
Timer A1-1 Register
0303h
0304h
Timer A2-1 Register
0305h
0306h
Timer A4-1 Register
0307h
0308h Three-Phase PWM Control Register 0
0309h Three-Phase PWM Control Register 1
030Ah Three-Phase Output Buffer Register 0
030Bh Three-Phase Output Buffer Register 1
030Ch Dead Time Timer
030Dh Timer B2 Interrupt Generating Frequency Set Counter
030Eh Position-Data-Retain Function Control Register
030Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 35 of 113
Symbol
G1DV
Reset Value
XXh
XXh
00h
00h
00h
00h
00h
00h
XXh
XXh
00h
G1OER
00h
G1IOR0
G1IOR1
G1IR
G1IE0
G1IE1
00h
00h
XXh
00h
00h
NDDR
P17DDR
FFh
FFh
G1BT
G1BCR0
G1BCR1
G1TPR6
G1TPR7
G1FE
G1FS
G1BTRR
TA11
TA21
TA41
INVC0
INVC1
IDB0
IDB1
DTT
ICTB2
PDRF
XXh
XXh
XXh
XXh
XXh
XXh
00h
00h
XX11 1111b
XX11 1111b
XXh
XXh
XXXX 0000b
M16C/5L Group, M16C/56 Group
Table 4.14
4. Special Function Registers (SFRs)
SFR List (14)
Address
Register
0310h
0311h
0312h
0313h
0314h
0315h
0316h
0317h
0318h Port Function Control Register
0319h
031Ah
031Bh
031Ch
031Dh
031Eh
031Fh
0320h Count Start Flag
0321h
0322h One-Shot Start Flag
0323h Trigger Select Register
0324h Increment/Decrement Flag
0325h
0326h
Timer A0 Register
0327h
0328h
Timer A1 Register
0329h
032Ah
Timer A2 Register
032Bh
032Ch
Timer A3 Register
032Dh
032Eh
Timer A4 Register
032Fh
0330h
Timer B0 Register
0331h
0332h
Timer B1 Register
0333h
0334h
Timer B2 Register
0335h
0336h Timer A0 Mode Register
0337h Timer A1 Mode Register
0338h Timer A2 Mode Register
0339h Timer A3 Mode Register
033Ah Timer A4 Mode Register
033Bh Timer B0 Mode Register
033Ch Timer B1 Mode Register
033Dh Timer B2 Mode Register
033Eh Timer B2 Special Mode Register
033Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 36 of 113
Symbol
Reset Value
PFCR
0011 1111b
TABSR
00h
ONSF
TRGSR
UDF
00h
00h
00h
TA0
TA1
TA2
TA3
TA4
TB0
TB1
TB2
TA0MR
TA1MR
TA2MR
TA3MR
TA4MR
TB0MR
TB1MR
TB2MR
TB2SC
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
00h
00h
00h
00h
00h
00XX 0000b
00XX 0000b
00XX 0000b
X000 0000b
M16C/5L Group, M16C/56 Group
Table 4.15
4. Special Function Registers (SFRs)
SFR List (15)
Address
Register
0340h Real-Time Clock Second Data Register
0341h Real-Time Clock Minute Data Register
0342h Real-Time Clock Hour Data Register
0343h Real-Time Clock Day Data Register
0344h Real-Time Clock Control Register 1
0345h Real-Time Clock Control Register 2
0346h Real-Time Clock Count Source Select Register
0347h
0348h Real-Time Clock Second Compare Data Register
0349h Real-Time Clock Minute Compare Data Register
034Ah Real-Time Clock Hour Compare Data Register
034Bh
034Ch
034Dh
034Eh
034Fh
0350h
0351h
0352h
0353h
0354h
0355h
0356h
0357h
0358h
0359h
035Ah
035Bh
035Ch
035Dh
035Eh
035Fh
0360h Pull-Up Control Register 0
0361h Pull-Up Control Register 1
0362h Pull-Up Control Register 2
0363h
0364h
0365h
0366h Port Control Register
0367h
0368h
0369h
036Ah
036Bh
036Ch Input Threshold Select Register 0
036Dh Input Threshold Select Register 1
036Eh Input Threshold Select Register 2
036Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 37 of 113
Symbol
RTCSEC
RTCMIN
RTCHR
RTCWK
RTCCR1
RTCCR2
RTCCSR
Reset Value
00h
X000 0000b
XX00 0000b
XXXX X000b
0000 X00Xb
X000 0000b
XXX0 0000b
RTCCSEC
RTCCMIN
RTCCHR
X000 0000b
X000 0000b
X000 0000b
PUR0
PUR1
PUR2
00h
00h
00h
PCR
0XX0 0XX0b
VLT0
VLT1
VLT2
00h
0000 XXXXb
XX00 0000b
M16C/5L Group, M16C/56 Group
Table 4.16
4. Special Function Registers (SFRs)
SFR List (16)
Address
Register
0370h Pin Assignment Control Register
0371h
0372h
0373h
0374h
0375h
0376h
0377h
0378h
0379h
037Ah
037Bh
037Ch Count Source Protect Mode Register
037Dh Watchdog Timer Refresh Register
037Eh Watchdog Timer Start Register
037Fh Watchdog Timer Control Register
0380h
0381h
0382h
0383h
0384h
0385h
0386h
0387h
0388h
0389h
038Ah
038Bh
038Ch
038Dh
038Eh
038Fh
0390h DMA2 Source Select Register
0391h
0392h DMA3 Source Select Register
0393h
0394h
0395h
0396h
0397h
0398h DMA0 Source Select Register
0399h
039Ah DMA1 Source Select Register
039Bh
039Ch
039Dh
039Eh
039Fh
X: Undefined
Blanks are reserved. No access is allowed.
Symbol
PACR
Reset Value
0XXX X000b
CSPR
WDTR
WDTS
WDC
00h (1)
XXh
XXh
00XX XXXXb
DM2SL
00h
DM3SL
00h
DM0SL
00h
DM1SL
00h
Note:
1. When the CSPROINI bit of the OFS1 address is 0, the reset value is 1000 0000b.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 38 of 113
M16C/5L Group, M16C/56 Group
Table 4.17
Address
03A0h
03A1h
03A2h
03A3h
03A4h
03A5h
03A6h
03A7h
03A8h
03A9h
03AAh
03ABh
03ACh
03ADh
03AEh
03AFh
03B0h
03B1h
03B2h
03B3h
03B4h
03B5h
03B6h
03B7h
03B8h
03B9h
03BAh
03BBh
03BCh
03BDh
03BEh
4. Special Function Registers (SFRs)
SFR List (17)
Register
Symbol
Reset Value
Open-Circuit Detection Assist Function Register
AINRST
XX00 XXXXb
SFR Snoop Address Register
CRCSAR
CRC Mode Register
CRCMR
CRC Data Register
CRCD
CRC Input Register
CRCIN
XXXX XXXXb
00XX XXXXb
0XXX XXX0b
XXh
XXh
XXh
03BFh
03C0h
A/D Register 0
03C1h
03C2h
A/D Register 1
03C3h
03C4h
A/D Register 2
03C5h
03C6h
A/D Register 3
03C7h
03C8h
A/D Register 4
03C9h
03CAh
A/D Register 5
03CBh
03CCh
A/D Register 6
03CDh
03CEh
A/D Register 7
03CFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 39 of 113
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
XXXX XXXXb
0000 00XXb
XXXX XXXXb
0000 00XXb
XXXX XXXXb
0000 00XXb
XXXX XXXXb
0000 00XXb
XXXX XXXXb
0000 00XXb
XXXX XXXXb
0000 00XXb
XXXX XXXXb
0000 00XXb
XXXX XXXXb
0000 00XXb
M16C/5L Group, M16C/56 Group
Table 4.18
4. Special Function Registers (SFRs)
SFR List (18)
Address
Register
03D0h
03D1h
03D2h
03D3h
03D4h A/D Control Register 2
03D5h
03D6h A/D Control Register 0
03D7h A/D Control Register 1
03D8h
03D9h
03DAh
03DBh
03DCh
03DDh
03DEh
03DFh
03E0h Port P0 Register
03E1h Port P1 Register
03E2h Port P0 Direction Register
03E3h Port P1 Direction Register
03E4h Port P2 Register
03E5h Port P3 Register
03E6h Port P2 Direction Register
03E7h Port P3 Direction Register
03E8h
03E9h
03EAh
03EBh
03ECh Port P6 Register
03EDh Port P7 Register
03EEh Port P6 Direction Register
03EFh Port P7 Direction Register
03F0h Port P8 Register
03F1h Port P9 Register
03F2h Port P8 Direction Register
03F3h Port P9 Direction Register
03F4h Port P10 Register
03F5h
03F6h Port P10 Direction Register
03F7h
03F8h
03F9h
03FAh
03FBh
03FCh
03FDh
03FEh
03FFh
0400h to
D4FFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 40 of 113
Symbol
Reset Value
ADCON2
0000 X00Xb
ADCON0
ADCON1
0000 0XXXb
0000 X000b
P0
P1
PD0
PD1
P2
P3
PD2
PD3
XXh
XXh
00h
00h
XXh
XXh
00h
00h
P6
P7
PD6
PD7
P8
P9
PD8
PD9
P10
XXh
XXh
00h
00h
XXh
XXh
00h
000X 0000b
XXh
PD10
00h
M16C/5L Group, M16C/56 Group
Table 4.19
4. Special Function Registers (SFRs)
SFR List (19)
Address
Register
D500h
D501h
CAN0 Mailbox 0: Message Identifier
D502h
D503h
D504h
D505h
CAN0 Mailbox 0: Data Length
D506h
D507h
D508h
D509h
CAN0 Mailbox 0: Data Field
D50Ah
D50Bh
D50Ch
D50Dh
D50Eh
CAN0 Mailbox 0: Time Stamp
D50Fh
D510h
D511h
CAN0 Mailbox 1: Message Identifier
D512h
D513h
D514h
D515h
CAN0 Mailbox 1: Data Length
D516h
D517h
D518h
D519h
CAN0 Mailbox 1: Data Field
D51Ah
D51Bh
D51Ch
D51Dh
D51Eh
CAN0 Mailbox 1: Time Stamp
D51Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 41 of 113
Symbol
C0MB0
C0MB1
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.20
4. Special Function Registers (SFRs)
SFR List (20)
Address
Register
D520h
D521h
CAN0 Mailbox 2: Message Identifier
D522h
D523h
D524h
D525h
CAN0 Mailbox 2: Data Length
D526h
D527h
D528h
D529h
CAN0 Mailbox 2: Data Field
D52Ah
D52Bh
D52Ch
D52Dh
D52Eh
CAN0 Mailbox 2: Time Stamp
D52Fh
D530h
D531h
CAN0 Mailbox 3: Message Identifier
D532h
D533h
D534h
D535h
CAN0 Mailbox 3: Data Length
D536h
D537h
D538h
D539h
CAN0 Mailbox 3: Data Field
D53Ah
D53Bh
D53Ch
D53Dh
D53Eh
CAN0 Mailbox 3: Time Stamp
D53Fh
D540h
D541h
CAN0 Mailbox 4: Message Identifier
D542h
D543h
D544h
D545h
CAN0 Mailbox 4: Data Length
D546h
D547h
D548h
D549h
CAN0 Mailbox 4: Data Field
D54Ah
D54Bh
D54Ch
D54Dh
D54Eh
CAN0 Mailbox 4: Time Stamp
D54Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 42 of 113
Symbol
C0MB2
C0MB3
C0MB4
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.21
Address
D550h
D551h
D552h
D553h
D554h
D555h
D556h
D557h
D558h
D559h
D55Ah
D55Bh
D55Ch
D55Dh
D55Eh
D55Fh
D560h
D561h
D562h
D563h
4. Special Function Registers (SFRs)
SFR List (21)
Register
Symbol
CAN0 Mailbox 5: Message Identifier
CAN0 Mailbox 5: Data Length
C0MB5
CAN0 Mailbox 5: Data Field
CAN0 Mailbox 5: Time Stamp
CAN0 Mailbox 6: Message Identifier
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
D564h
D565h
CAN0 Mailbox 6: Data Length
D566h
D567h
D568h
D569h
CAN0 Mailbox 6: Data Field
D56Ah
D56Bh
D56Ch
D56Dh
D56Eh
CAN0 Mailbox 6: Time Stamp
D56Fh
D570h
D571h
CAN0 Mailbox 7: Message Identifier
D572h
D573h
D574h
D575h
CAN0 Mailbox 7: Data Length
D576h
D577h
D578h
D579h
CAN0 Mailbox 7: Data Field
D57Ah
D57Bh
D57Ch
D57Dh
D57Eh
CAN0 Mailbox 7: Time Stamp
D57Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 43 of 113
C0MB6
C0MB7
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.22
4. Special Function Registers (SFRs)
SFR List (22)
Address
Register
D580h
D581h
CAN0 Mailbox 8: Message Identifier
D582h
D583h
D584h
D585h
CAN0 Mailbox 8: Data Length
D586h
D587h
D588h
D589h
CAN0 Mailbox 8: Data Field
D58Ah
D58Bh
D58Ch
D58Dh
D58Eh
CAN0 Mailbox 8: Time Stamp
D58Fh
D590h
D591h
CAN0 Mailbox 9: Message Identifier
D592h
D593h
D594h
D595h
CAN0 Mailbox 9: Data Length
D596h
D597h
D598h
D599h
CAN0 Mailbox 9: Data Field
D59Ah
D59Bh
D59Ch
D59Dh
D59Eh
CAN0 Mailbox 9: Time Stamp
D59Fh
D5A0h
D5A1h
CAN0 Mailbox 10: Message Identifier
D5A2h
D5A3h
D5A4h
D5A5h
CAN0 Mailbox 10: Data Length
D5A6h
D5A7h
D5A8h
D5A9h
CAN0 Mailbox 10: Data Field
D5AAh
D5ABh
D5ACh
D5ADh
D5AEh
CAN0 Mailbox 10: Time Stamp
D5AFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 44 of 113
Symbol
C0MB8
C0MB9
C0MB10
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.23
4. Special Function Registers (SFRs)
SFR List (23)
Address
Register
D5B0h
D5B1h
CAN0 Mailbox 11: Message Identifier
D5B2h
D5B3h
D5B4h
D5B5h
CAN0 Mailbox 11: Data Length
D5B6h
D5B7h
D5B8h
D5B9h
CAN0 Mailbox 11: Data Field
D5BAh
D5BBh
D5BCh
D5BDh
D5BEh
CAN0 Mailbox 11: Time Stamp
D5BFh
D5C0h
D5C1h
CAN0 Mailbox 12: Message Identifier
D5C2h
D5C3h
D5C4h
D5C5h
CAN0 Mailbox 12: Data Length
D5C6h
D5C7h
D5C8h
D5C9h
CAN0 Mailbox 12: Data Field
D5CAh
D5CBh
D5CCh
D5CDh
D5CEh
CAN0 Mailbox 12: Time Stamp
D5CFh
D5D0h
D5D1h
CAN0 Mailbox 13: Message Identifier
D5D2h
D5D3h
D5D4h
D5D5h
CAN0 Mailbox 13: Data Length
D5D6h
D5D7h
D5D8h
D5D9h
CAN0 Mailbox 13: Data Field
D5DAh
D5DBh
D5DCh
D5DDh
D5DEh
CAN0 Mailbox 13: Time Stamp
D5DFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 45 of 113
Symbol
C0MB11
C0MB12
C0MB13
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.24
4. Special Function Registers (SFRs)
SFR List (24)
Address
Register
D5E0h
D5E1h
CAN0 Mailbox 14: Message Identifier
D5E2h
D5E3h
D5E4h
D5E5h
CAN0 Mailbox 14: Data Length
D5E6h
D5E7h
D5E8h
D5E9h
CAN0 Mailbox 14: Data Field
D5EAh
D5EBh
D5ECh
D5EDh
D5EEh
CAN0 Mailbox 14: Time Stamp
D5EFh
D5F0h
D5F1h
CAN0 Mailbox 15: Message Identifier
D5F2h
D5F3h
D5F4h
D5F5h
CAN0 Mailbox 15: Data Length
D5F6h
D5F7h
D5F8h
D5F9h
CAN0 Mailbox 15: Data Field
D5FAh
D5FBh
D5FCh
D5FDh
D5FEh
CAN0 Mailbox 15: Time Stamp
D5FFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 46 of 113
Symbol
C0MB14
C0MB15
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.25
4. Special Function Registers (SFRs)
SFR List (25)
Address
Register
D600h
D601h
CAN0 Mailbox 16: Message Identifier
D602h
D603h
D604h
D605h
CAN0 Mailbox 16: Data Length
D606h
D607h
D608h
D609h
CAN0 Mailbox 16: Data Field
D60Ah
D60Bh
D60Ch
D60Dh
D60Eh
CAN0 Mailbox 16: Time Stamp
D60Fh
D610h
D611h
CAN0 Mailbox 17: Message Identifier
D612h
D613h
D614h
D615h
CAN0 Mailbox 17: Data Length
D616h
D617h
D618h
D619h
CAN0 Mailbox 17: Data Field
D61Ah
D61Bh
D61Ch
D61Dh
D61Eh
CAN0 Mailbox 17: Time Stamp
D61Fh
D620h
D621h
CAN0 Mailbox 18: Message Identifier
D622h
D623h
D624h
D625h
CAN0 Mailbox 18: Data Length
D626h
D627h
D628h
D629h
CAN0 Mailbox 18: Data Field
D62Ah
D62Bh
D62Ch
D62Dh
D62Eh
CAN0 Mailbox 18: Time Stamp
D62Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 47 of 113
Symbol
C0MB16
C0MB17
C0MB18
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.26
4. Special Function Registers (SFRs)
SFR List (26)
Address
Register
D630h
D631h
CAN0 Mailbox 19: Message Identifier
D632h
D633h
D634h
D635h
CAN0 Mailbox 19: Data Length
D636h
D637h
D638h
D639h
CAN0 Mailbox 19: Data Field
D63Ah
D63Bh
D63Ch
D63Dh
D63Eh
CAN0 Mailbox 19: Time Stamp
D63Fh
D640h
D641h
CAN0 Mailbox 20: Message Identifier
D642h
D643h
D644h
D645h
CAN0 Mailbox 20: Data Length
D646h
D647h
D648h
D649h
CAN0 Mailbox 20: Data Field
D64Ah
D64Bh
D64Ch
D64Dh
D64Eh
CAN0 Mailbox 20: Time Stamp
D64Fh
D650h
D651h
CAN0 Mailbox 21: Message Identifier
D652h
D653h
D654h
D655h
CAN0 Mailbox 21: Data Length
D656h
D657h
D658h
D659h
CAN0 Mailbox 21: Data Field
D65Ah
D65Bh
D65Ch
D65Dh
D65Eh
CAN0 Mailbox 21: Time Stamp
D65Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 48 of 113
Symbol
C0MB19
C0MB20
C0MB21
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.27
4. Special Function Registers (SFRs)
SFR List (27)
Address
Register
D660h
D661h
CAN0 Mailbox 22: Message Identifier
D662h
D663h
D664h
D665h
CAN0 Mailbox 22: Data Length
D666h
D667h
D668h
D669h
CAN0 Mailbox 22: Data Field
D66Ah
D66Bh
D66Ch
D66Dh
D66Eh
CAN0 Mailbox 22: Time Stamp
D66Fh
D670h
D671h
CAN0 Mailbox 23: Message Identifier
D672h
D673h
D674h
D675h
CAN0 Mailbox 23: Data Length
D676h
D677h
D678h
D679h
CAN0 Mailbox 23: Data Field
D67Ah
D67Bh
D67Ch
D67Dh
D67Eh
CAN0 Mailbox 23: Time Stamp
D67Fh
D680h
D681h
CAN0 Mailbox 24: Message Identifier
D682h
D683h
D684h
D685h
CAN0 Mailbox 24: Data Length
D686h
D687h
D688h
D689h
CAN0 Mailbox 24: Data Field
D68Ah
D68Bh
D68Ch
D68Dh
D68Eh
CAN0 Mailbox 24: Time Stamp
D68Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 49 of 113
Symbol
C0MB22
C0MB23
C0MB24
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.28
4. Special Function Registers (SFRs)
SFR List (28)
Address
Register
D690h
D691h
CAN0 Mailbox 25: Message Identifier
D692h
D693h
D694h
D695h
CAN0 Mailbox 25: Data Length
D696h
D697h
D698h
D699h
CAN0 Mailbox 25: Data Field
D69Ah
D69Bh
D69Ch
D69Dh
D69Eh
CAN0 Mailbox 25: Time Stamp
D69Fh
D6A0h
D6A1h
CAN0 Mailbox 26: Message Identifier
D6A2h
D6A3h
D6A4h
D6A5h
CAN0 Mailbox 26: Data Length
D6A6h
D6A7h
D6A8h
D6A9h
CAN0 Mailbox 26: Data Field
D6AAh
D6ABh
D6ACh
D6ADh
D6AEh
CAN0 Mailbox 26: Time Stamp
D6AFh
D6B0h
D6B1h
CAN0 Mailbox 27: Message Identifier
D6B2h
D6B3h
D6B4h
D6B5h
CAN0 Mailbox 27: Data Length
D6B6h
D6B7h
D6B8h
D6B9h
CCAN0 Mailbox 27: Data Field
D6BAh
D6BBh
D6BCh
D6BDh
D6BEh
CAN0 Mailbox 27: Time Stamp
D6BFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 50 of 113
Symbol
C0MB25
C0MB26
C0MB27
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.29
4. Special Function Registers (SFRs)
SFR List (29)
Address
Register
D6C0h
D6C1h
CAN0 Mailbox 28: Message Identifier
D6C2h
D6C3h
D6C4h
D6C5h
CAN0 Mailbox 28: Data Length
D6C6h
D6C7h
D6C8h
D6C9h
CAN0 Mailbox 28: Data Field
D6CAh
D6CBh
D6CCh
D6CDh
D6CEh
CAN0 Mailbox 28: Time Stamp
D6CFh
D6D0h
D6D1h
CAN0 Mailbox 29: Message Identifier
D6D2h
D6D3h
D6D4h
D6D5h
CAN0 Mailbox 29: Data Length
D6D6h
D6D7h
D6D8h
D6D9h
CAN0 Mailbox 29: Data Field
D6DAh
D6DBh
D6DCh
D6DDh
D6DEh
CAN0 Mailbox 29: Time Stamp
D6DFh
D6E0h
D6E1h
CAN0 Mailbox 30: Message Identifier
D6E2h
D6E3h
D6E4h
D6E5h
CAN0 Mailbox 30: Data Length
D6E6h
D6E7h
D6E8h
D6E9h
CAN0 Mailbox 30: Data Field
D6EAh
D6EBh
D6ECh
D6EDh
D6EEh
CAN0 Mailbox 30: Time Stamp
D6EFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 51 of 113
Symbol
C0MB28
C0MB29
C0MB30
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.30
4. Special Function Registers (SFRs)
SFR List (30)
Address
Register
D6F0h
D6F1h
CAN0 Mailbox 31: Message Identifier
D6F2h
D6F3h
D6F4h
D6F5h
CAN0 Mailbox 31: Data Length
D6F6h
D6F7h
D6F8h
D6F9h
CAN0 Mailbox 31: Data Field
D6FAh
D6FBh
D6FCh
D6FDh
D6FEh
CAN0 Mailbox 31: Time Stamp
D6FFh
D700h
D701h
CAN0 Mask Register 0
D702h
D703h
D704h
D705h
CAN0 Mask Register 1
D706h
D707h
D708h
D709h
CAN0 Mask Register 2
D70Ah
D70Bh
D70Ch
D70Dh
CAN0 Mask Register 3
D70Eh
D70Fh
D710h
D711h
CAN0 Mask Register 4
D712h
D713h
D714h
D715h
CAN0 Mask Register 5
D716h
D717h
D718h
D719h
CAN0 Mask Register 6
D71Ah
D71Bh
D71Ch
D71Dh
CAN0 Mask Register 7
D71Eh
D71Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 52 of 113
Symbol
C0MB31
C0MKR0
C0MKR1
C0MKR2
C0MKR3
C0MKR4
C0MKR5
C0MKR6
C0MKR7
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.31
4. Special Function Registers (SFRs)
SFR List (31)
Address
Register
D720h
D721h
CAN0 FIFO Receive ID Compare Register 0
D722h
D723h
D724h
D725h
CAN0 FIFO Receive ID Compare Register 1
D726h
D727h
D728h
D729h
CAN0 Mask Invalid Register
D72Ah
D72Bh
D72Ch
D72Dh
CAN0 Mailbox Interrupt Enable Register
D72Eh
D72Fh
D730h
D731h
D732h
D733h
D734h
D735h
D736h
D737h
D738h
D739h
D73Ah
D73Bh
D73Ch
D73Dh
D73Eh
D73Fh
D740h
D741h
D742h
D743h
D744h
D745h
D746h
D747h
D748h
D749h
D74Ah
D74Bh
D74Ch
D74Dh
D74Eh
D74Fh
D750h to
D77Fh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 53 of 113
Symbol
C0FIDCR0
C0FIDCR1
C0MKIVLR
C0MIER
Reset Value
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
XXh
M16C/5L Group, M16C/56 Group
Table 4.32
4. Special Function Registers (SFRs)
SFR List (32)
Address
Register
D780h
D781h
D782h
D783h
D784h
D785h
D786h
D787h
D788h
D789h
D78Ah
D78Bh
D78Ch
D78Dh
D78Eh
D78Fh
D790h
D791h
D792h
D793h
D794h
D795h
D796h
D797h
D798h
D799h
D79Ah
D79Bh
D79Ch
D79Dh
D79Eh
D79Fh
D7A0h
CAN0 Message Control Register 0
D7A1h
CAN0 Message Control Register 1
D7A2h
CAN0 Message Control Register 2
D7A3h
CAN0 Message Control Register 3
D7A4h
CAN0 Message Control Register 4
D7A5h
CAN0 Message Control Register 5
D7A6h
CAN0 Message Control Register 6
D7A7h
CAN0 Message Control Register 7
D7A8h
CAN0 Message Control Register 8
D7A9h
CAN0 Message Control Register 9
D7AAh CAN0 Message Control Register 10
D7ABh CAN0 Message Control Register 11
D7ACh CAN0 Message Control Register 12
D7ADh CAN0 Message Control Register 13
D7AEh CAN0 Message Control Register 14
D7AFh
CAN0 Message Control Register 15
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 54 of 113
Symbol
Reset Value
C0MCTL0
C0MCTL1
C0MCTL2
C0MCTL3
C0MCTL4
C0MCTL5
C0MCTL6
C0MCTL7
C0MCTL8
C0MCTL9
C0MCTL10
C0MCTL11
C0MCTL12
C0MCTL13
C0MCTL14
C0MCTL15
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
M16C/5L Group, M16C/56 Group
Table 4.33
4. Special Function Registers (SFRs)
SFR List (33)
Address
Register
D7B0h
CAN0 Message Control Register 16
D7B1h
CAN0 Message Control Register 17
D7B2h
CAN0 Message Control Register 18
D7B3h
CAN0 Message Control Register 19
D7B4h
CAN0 Message Control Register 20
D7B5h
CAN0 Message Control Register 21
D7B6h
CAN0 Message Control Register 22
D7B7h
CAN0 Message Control Register 23
D7B8h
CAN0 Message Control Register 24
D7B9h
CAN0 Message Control Register 25
D7BAh CAN0 Message Control Register 26
D7BBh CAN0 Message Control Register 27
D7BCh CAN0 Message Control Register 28
D7BDh CAN0 Message Control Register 29
D7BEh CAN0 Message Control Register 30
D7BFh
CAN0 Message Control Register 31
D7C0h
CAN0 Control Register
D7C1h
D7C2h
CAN0 Status Register
D7C3h
D7C4h
D7C5h
CAN0 Bit Configuration Register
D7C6h
D7C7h
CAN0 Clock Select Register
D7C8h
CAN0 Receive FIFO Control Register
D7C9h
CAN0 Receive FIFO Pointer Control Register
D7CAh CAN0 Transmit FIFO Control Register
D7CBh CAN0 Transmit FIFO pointer Control Register
D7CCh CAN0 Error Interrupt Enable Register
D7CDh CAN0 Error Interrupt Source Judge Register
D7CEh CAN0 Receive Error Count Register
D7CFh CAN0 Transmit Error Count Register
D7D0h
CAN0 Error Code Store Register
D7D1h
CAN0 Channel Search Support Register
D7D2h
CAN0 Mailbox Search Status Register
D7D3h
CAN0 Mailbox Search Mode Register
D7D4h
CAN0 Time Stamp Register
D7D5h
D7D6h
CAN0 Acceptance Filter Support Register
D7D7h
D7D8h
CAN0 Test Control Register
D7D9h
D7DAh
D7DBh
D7DCh
D7DDh
D7DEh
D7DFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 55 of 113
Symbol
C0MCTL16
C0MCTL17
C0MCTL18
C0MCTL19
C0MCTL20
C0MCTL21
C0MCTL22
C0MCTL23
C0MCTL24
C0MCTL25
C0MCTL26
C0MCTL27
C0MCTL28
C0MCTL29
C0MCTL30
C0MCTL31
C0CTLR
C0STR
C0BCR
C0CLKR
C0RFCR
C0RFPCR
C0TFCR
C0TFPCR
C0EIER
C0EIFR
C0RECR
C0TECR
C0ECSR
C0CSSR
C0MSSR
C0MSMR
C0TSR
C0AFSR
C0TCR
Reset Value
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
0000 0101b
00h
0000 0101b
00h
00h
00h
00h
00h
1000 0000b
XXh
1000 0000b
XXh
00h
00h
00h
00h
00h
XXh
1000 0000b
0000 0000b
00h
00h
XXh
XXh
00h
M16C/5L Group, M16C/56 Group
Table 4.34
4. Special Function Registers (SFRs)
SFR List (34)
Address
Register
D7E0h
D7E1h
D7E2h
D7E3h
D7E4h
D7E5h
D7E6h
D7E7h
D7E8h
D7E9h
D7EAh
D7EBh
D7ECh
D7EDh
D7EEh
D7EFh
D7F0h
D7F1h
D7F2h
D7F3h
D7F4h
D7F5h
D7F6h
D7F7h
D7F8h
D7F9h
D7FAh
D7FBh
D7FCh
D7FDh
D7FEh
D7FFh
X: Undefined
Blanks are reserved. No access is allowed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 56 of 113
Symbol
Reset Value
M16C/5L Group, M16C/56 Group
4.2
4. Special Function Registers (SFRs)
Notes on SFRs
4.2.1
Register Settings
Table 4.35 lists Registers with Write-Only Bits and registers whose function differs between reading and
writing. Set these registers with immediate values. When establishing the next value by altering the
existing value, write the existing value to the RAM as well as to the registers. Transfer the next value to
the register after making changes in the RAM.
Table 4.35
Registers with Write-Only Bits
Address
0249h
024Bh to 024Ah
0259h
025Bh to 025Ah
0269h
026Bh to 026Ah
0299h
029Bh to 029Ah
02A9h
02ABh to 02AAh
Register Name
UART0 Bit Rate Register
UART0 Transmit Buffer Register
UART1 Bit Rate Register
UART1 Transmit Buffer Register
UART2 Bit Rate Register
UART2 Transmit Buffer Register
UART4 Bit Rate Register
UART4 Transmit Buffer Register
UART3 Bit Rate Register
Symbol
U0BRG
U0TB
U1BRG
U1TB
U2BRG
U2TB
U4BRG
U4TB
U3BRG
UART3 Transmit Buffer Register
U3TB
02B6h
I2C0 Control Register 1
S3D0
02B8h
I2C0 Status Register 0
S10
0303h to 0302h
Timer A1-1 Register
TA11
0305h to 0304h
Timer A2-1 Register
TA21
0307h to 0306h
Timer A4-1 Register
TA41
030Ah
Three-Phase Output Buffer Register 0
IDB0
030Bh
Three-Phase Output Buffer Register 1
IDB1
030Ch
Dead Time Timer
030Dh
Timer B2 Interrupt Generating Frequency Set Counter
DTT
ICTB2
0327h to 0326h
Timer A0 Register
TA0
0329h to 0328h
Timer A1 Register
TA1
032Bh to 032Ah
Timer A2 Register
TA2
032Dh to 032Ch
Timer A3 Register
TA3
032Fh to 032Eh
Timer A4 Register
TA4
037Dh
Watchdog Timer Refresh Register
037Eh
Watchdog Timer Start Register
WDTR
WDTS
D7C9h
CAN0 Receive FIFO Pointer Control Register
C0RFPCR
D7CBh
CAN0 Transmit FIFO pointer Control Register
C0TFPCR
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 57 of 113
M16C/5L Group, M16C/56 Group
5.
5. Electrical Characteristics
Electrical Characteristics
J-Version
5.1
Electrical Characteristics (J-Version, Common to 3 V and 5 V)
5.1.1
Table 5.1
Absolute Maximum Rating
Absolute Maximum Ratings
Symbol
Characteristic
Condition
Value
Unit
VCC
Supply voltage
VCC = AVCC
-0.3 to 6.5
V
AVCC
Analog supply voltage
VCC = AVCC
-0.3 to 6.5
V
VREF
Analog reference voltage
−0.3 to VCC + 0.1 (1)
V
VI
P0_0 to P0_7, P1_0 to
P1_7, P2_0 to P2_7, P3_0
to P3_7, P6_0 to P6_7,
Input voltage P7_0 to P7_7, P8_0 to
P8_7, P9_0 to P9_3, P9_5
to P9_7, P10_0 to P10_7
XIN, RESET, CNVSS,
VREF
-0.3 to VCC + 0.3
V
P0_0 to P0_7, P1_0 to
P1_7, P2_0 to P2_7, P3_0
to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to
P8_7, P9_0 to P9_3, P9_5
to P9_7, P10_0 to P10_7
XOUT
-0.3 to VCC + 0.3
V
300
mW
VO
Output
voltage
Pd
Power
consumption
Topr
While CPU operation
Operating
While flash memory
temperature
program and erase
range
operation
Tstg
Storage temperature range
Note:
1. Maximum value is 6.5 V.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 58 of 113
-40°C ≤ Topr ≤ 85°C
-40 to 85
Programming area
0 to 60
Data area
-40 to 85
-65 to 150
°C
°C
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
5.1.2
Recommended Operating Conditions
Table 5.2
Operating Conditions (1)
VCC = 3.0 V to 5.5 V, Topr = -40°C to 85°C unless otherwise specified.
Symbol
VCC
Min.
Supply voltage
Analog supply voltage
VSS
Ground voltage
AVSS
Analog ground voltage
High level
input voltage
P0_0 to P0_7, P1_0 to P1_7, Input level 0.50 VCC
P2_0 to P2_7, P3_0 to P3_7,
P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3,
Input level 0.70 VCC
P9_5 to P9_7, P10_0 to
P10_7
XIN, RESET, CNVSS
SDAMM, SCLMM
VIL
Typ.
3.0
AVCC
VIH
Value
Characteristic
When
I2C-bus
input level selected
When SMBUS input level selected
P0_0 to P0_7, P1_0 to P1_7, Input level 0.50 VCC
P2_0 to P2_7, P3_0 to P3_7,
P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, Input level 0.70 VCC
Low level input P9_5 to P9_7, P10_0 to
P10_7
voltage
XIN, RESET, CNVSS
SDAMM, SCLMM
Max.
5.5
Unit
V
VCC
V
0
V
0
V
0.7 VCC
VCC
V
0.85VCC
VCC
V
0.8 VCC
VCC
0.7 VCC
VCC
V
2.1
VCC
V
0
0.3 VCC
V
0
0.45VCC
V
0
0.2 VCC
V
When I2C-bus input level selected
0
0.3 VCC
V
When SMBUS input level selected
0
0.8
V
Sum of IOH(peak) at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0
IOH(sum) High peak
to P3_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3,
output current
P9_5 to P9_7, P10_0 to P10_7
80.0
mA
High level
IOH(peak) peak output
current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P6_0 to
P6_7, P7_0 to P7_7, P8_0 to P8_7,P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
-10.0
mA
IOH(avg)
High level
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P6_0 to
average output P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
current (1)
-5.0
mA
IOL(sum)
Sum of IOL(peak) at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0
Low peak
to P3_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3,
output current
P9_5 to P9_7, P10_0 to P10_7
-80.0
mA
IOL(peak)
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P6_0 to
Low level peak
P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
output current
P10_0 to P10_7
10.0
mA
IOL(avg)
Low level
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P6_0 to
average output P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
current (1)
5.0
mA
f(XIN)
Main clock input oscillation frequency (2)
20
MHz
0
f(XCIN)
Sub clock oscillation oscillator frequency
50
kHz
f(PLL)
PLL clock oscillation frequency (2)
10
32
MHz
f(BCLK)
CPU operation frequency
0
32
MHz
tsu(PLL)
Wait time to stabilize PLL frequency synthesizer
1
ms
32.768
Notes:
1.
The mean output current is the mean value within 100ms.
2.
Refer to “Figure 5.1 “Main clock input oscillation frequency, PLL clock oscillation frequency”” for the relationship between main
clock oscillation frequency/PLL clock oscillation frequency and supply voltage.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 59 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
Main clock input oscillation frequency
PLL clock oscillation frequency
20.0 MHz
20.0
10.0
0.0
3.0
5.5
Vcc [V] (main clock: no division)
f(XIN) maximum operating frequency [MHz]
f(XIN) maximum operating frequency [MHz]
32.0
32.0 MHz
10.0
0.0
3.0
5.5
Vcc [V] (PLL clock oscillation)
Figure 5.1
Main clock input oscillation frequency, PLL clock oscillation frequency
Table 5.3
Recommended Operating Conditions (2/2) (1)
VCC = 3.0 to 5.5 V, VSS = 0 V, and Topr = -40°C to 85°C unless otherwise specified.
The ripple voltage must not exceed Vr(VCC) and/or dVr(VCC)/dt.
Symbol
Standard
Parameter
Vr(VCC)
Allowable ripple voltage
dVr(VCC)/dt
Ripple voltage falling gradient
Min.
Typ.
Max.
VCC = 5.0 V
0.5
Vp-p
VCC = 3.0 V
0.3
Vp-p
VCC = 5.0 V
0.3
V/ms
VCC = 3.0 V
0.3
V/ms
Note:
1. The device is operationally guaranteed under these operating conditions.
V CC
Figure 5.2
Ripple Waveform
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 60 of 113
Unit
Vr(VCC)
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
5.1.3
A/D Conversion Characteristics
Table 5.4
A/D Conversion Characteristics (1)
VCC = AVCC = VREF = 3.0 to 5.5 V, VSS = AVSS = 0 V at Topr = -40°C to 85°C unless otherwise specified.
Symbol
Parameter
Standard
Min.
Typ.
VREF = VCC
—–
Resolution
INL
Integral Non-Linearity Error
—–
Absolute Accuracy
φAD
Measuring Condition
Unit
10
Bits
VREF = VCC = 5.0 V (2)
±3
LSB
(2)
±5
LSB
VREF = VCC = 5.0 V (2)
±3
LSB
VREF = VCC = 3.3 V (2)
±5
LSB
VREF = VCC = 3.3 V
A/D operating clock frequency
Max.
4.0 V ≤ VCC ≤ 5.5 V
2
25
MHz
3.2 V ≤ VCC ≤ 4.0 V
2
16
MHz
3.0 V ≤ VCC ≤ 3.2 V
2
10
MHz
—–
Tolerance Level Impedance
DNL
Differential Non-Linearity Error
(2)
±1
LSB
—–
Offset Error
(2)
±3
LSB
—–
Gain Error
(2)
±3
LSB
10-bit Conversion Time
VREF = VCC = 5V,
φAD = 25 MHz
tCONV
tSAMP
VREF
VIA
3
Sampling time
kΩ
μs
1.60
μs
0.6
Reference Voltage
Analog Input Voltage
(3)
3.0
VCC
V
0
VREF
V
Notes:
1. Use when AVCC = VCC
2. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input
ports and connect them to VSS. See Figure 5.3 “A/D Accuracy Measure Circuit”.
3. When analog input voltage is over reference voltage, the result of A/D conversion is 3FFh.
AN
Analog input
P0 to P10
Figure 5.3
A/D Accuracy Measure Circuit
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 61 of 113
AN: One of the analog input pin
P0 to P10: I/O pins other than AN
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
5.1.4
Flash Memory Electrical Characteristics
Table 5.5
CPU Clock When Operating Flash Memory (f(BCLK))
VCC = 3.0 to 5.5 V at Topr = -40°C to 85°C, unless otherwise specified.
Symbol
Parameter
-
CPU rewrite mode
f(SLOW_R)
Slow read mode
-
Low current consumption read mode
Data flash read
Conditions
Standard
Min.
Typ.
Max.
16 (1)
(3)
fC
5
35
20
(2)
Unit
MHz
MHz
kHz
MHz
Notes:
1. Set the PM17 bit in the PM1 register to 1 (one wait).
2. When the frequency is over this value, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in
the PM1 register to 1 (one wait)
3. Set the PM17 bit in the PM1 register to 1 (one wait). When using the 125 kHz on-chip oscillator clock or sub
clock as the CPU clock source, a wait is not necessary.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 62 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
Table 5.6
Flash Memory (Program ROM 1, 2) Electrical Characteristics
VCC = 3.0 to 5.5 V at Topr = 0°C to 60°C, unless otherwise specified.
Symbol
Parameter
Conditions
Standard
Unit
Typ.
Max.
VCC = 3.3 V, Topr = 25°C
150
4000
μs
Lock bit program time
VCC = 3.3 V, Topr = 25°C
70
3000
μs
-
Block erase time
VCC = 3.3 V, Topr = 25°C
0.2
3.0
s
td(SR-SUS)
Time delay from suspend request
until suspend
5 + CPU clock
× 3 cycles
ms
-
Program/erase cycles (1, 3, 4)
Two words program time
VCC = 3.3 V, Topr = 25°C
Min.
-
Interval from erase start/restart
until following suspend request
0
-
Suspend interval necessary for
auto-erasure to complete (7)
20
-
Time from suspend until erase
restart
-
Program, erase voltage
-
Read voltage
-
Program, erase temperature
tPS
Flash Memory Circuit Stabilization Wait Time
-
Data hold time
Topr= -40°C to 85°C
(6)
Ambient temperature = 55°C
times
1,000 (2)
μs
ms
30 + CPU
clock × 1 cycle
μs
3.0
5.5
V
3.0
5.5
V
0
60
°C
50
20
μs
year
Notes:
1. Definition of program and erase cycles:
The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n
(n = 1,000), each block can be erased n times. For example, if a 64 Kbyte block is erased after writing two word
data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be
written to the same address more than once without erasing the block (rewrite prohibited).
2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing
to sequential addresses in turn so that as much of the block as possible is used up before performing an erase
operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase
operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the
block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support
representative.
6. The data hold time includes time that the power supply is off or the clock is not supplied.
7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the
erase sequence cannot be completed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 63 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
Table 5.7
Flash Memory (Data Flash) Electrical Characteristics
VCC = 3.0 to 5.5 V at Topr = -40°C to 85°C, unless otherwise specified.
Symbol
Parameter
Conditions
Standard
Min.
Typ.
Max.
Unit
-
Program/erase cycles (1, 3, 4)
VCC = 3.3 V, Topr = 25°C
-
Two words program time
VCC = 3.3 V, Topr = 25°C
300
4000
μs
-
Lock bit program time
VCC = 3.3 V, Topr = 25°C
140
3000
μs
-
Block erase time
VCC = 3.3 V, Topr = 25°C
0.2
3.0
s
5 + CPU clock
× 3 cycles
ms
10,000 (2)
Time delay from suspend request
td(SR-SUS)
until suspend
-
Interval from erase start/restart until
following suspend request
0
-
Suspend interval necessary for
auto-erasure to complete (7)
20
-
Time from suspend until erase
restart
times
μs
ms
30 + CPU
clock × 1 cycle
μs
-
Program, erase voltage
3.0
5.5
V
-
Read voltage
3.0
5.5
V
-
Program, erase temperature
−40
85
°C
tPS
Flash Memory Circuit Stabilization Wait Time
50
μs
-
Data hold
1.
2.
3.
4.
5.
6.
7.
time (6)
Ambient temperature = 55 °C
20
year
Definition of program and erase cycles
The program and erase cycles refer to the number of per-block erasures.
If the program and erase cycles are n (n = 10,000), each block can be erased n times.
For example, if a 4 Kbyte block is erased after writing two word data 1,024 times, each to a different address, this
counts as one program and erase cycles. Data cannot be written to the same address more than once without
erasing the block (rewrite prohibited).
Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
In a system that executes multiple programming operations, the actual erasure count can be reduced by writing
to sequential addresses in turn so that as much of the block as possible is used up before performing an erase
operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be
minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the
erasure cycles between blocks A and B can further reduce the actual erasure cycles. It is also advisable to retain
data on the erasure cycles of each block and limit the number of erase operations to a certain number.
If an error occurs during block erase, attempt to execute the clear status register command, then execute the
block erase command at least three times until the erase error does not occur.
Customers desiring program/erase failure rate information should contact their Renesas technical support
representative.
The data hold time includes time that the power supply is off or the clock is not supplied.
After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request,
the erase sequence cannot be completed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 64 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
5.1.5
Voltage Detector and Power Supply Circuit Electrical Characteristics
Table 5.8
Voltage Detector 0 Electrical Characteristics
The measurement condition is VCC = 3.0 to 5.5 V, Topr = -40°C to 85°C, unless otherwise specified.
Symbol
Parameter
Condition
Vdet0
Voltage detection level Vdet0
When VCC is falling.
td(E-A)
Waiting time until voltage detector operation
starts (1)
VCC = 3.0 to 5.0 V
Standard
Unit
Min.
Typ.
Max.
2.70
2.85
3.00
V
100
μs
Notes:
1. Necessary time until the voltage detector operates when setting to 1 again after setting the VC25 bit in the VCR2
register to 0.
Table 5.9
Voltage Detector 2 Electrical Characteristics
The measurement condition is VCC = 3.0 to 5.5 V, Topr = -40°C to 85°C, unless otherwise specified.
Symbol
Parameter
Condition
Vdet2
Voltage detection level Vdet2_4
-
Hysteresis width at the rising of VCC in voltage
detector 2
td(E-A)
Waiting time until voltage detector operation starts (1) VCC = 3.0 to 5.0 V
1.
When VCC is falling
Standard
Min.
Typ.
Max.
3.51
3.81
4.11
0.15
Unit
V
V
100
μs
Necessary time until the voltage detector operates after setting to 1 again after setting the VC27 bit in the VCR2
register to 0.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 65 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
Table 5.10
Power-On Reset Circuit
The measurement condition is Topr = -40°C to 85°C, unless otherwise specified.
Symbol
Parameter
trth
External power VCC rise gradient
tfth
External power VCC fall gradient
Condition
Standard
Min.
Typ.
2.0
Max.
Unit
50000 mV/ms
50000 mV/ms
Vpor
Voltage at which power-on reset enabled
tw(por)
Hold time at which power-on reset enabled
(1)
0.1
1.0
V
ms
Note:
1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS1 address
to 0.
Vdet0
External Power VCC
Vdet0
t rth
t rth
t fth
Vpor
tw(por)
Internal
reset signal
1
1
× 128
fOCO-S
Figure 5.4
Power-On Reset Circuit Electrical Characteristics
Table 5.11
Power Supply Circuit Timing Characteristics
Symbol
Parameter
td(P-R)
Time for Internal Power Supply Stabilization
During Powering-On
td(R-S)
STOP Release Time
td(W-S)
Low Power Mode Wait Mode Release Time
Note:
1. When VCC = 5 V.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 66 of 113
× 128
fOCO-S
Measuring Condition
Standard
Min.
Typ.
Max.
5
VCC = 3.0 V to 5.5V
Unit
ms
300
μs
300
μs
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version
Recommended
operating
voltage
VCC
t d(P-R)
Time to stabilize internal supply
voltage during powering-on
td(P-R)
CPU clock
(a) Interrupt to exit from stop mode
(b) Interrupt to exit from wait mode
t d(R-S)
STOP release time
t d(W-S)
Low power consumption
mode wait mode exit time
CPU clock
(a)
(b)
t d(E-A)
td(R-S)
td(W-S)
VC25, VC27
Voltage detection circuit
operation start time
Voltage detection circuit
Stop
Operate
td(E-A)
Figure 5.5
5.1.6
Power Supply Circuit Timing Diagram
Oscillation Circuit Electrical Characteristics
Table 5.12
On-chip Oscillator Oscillation Circuit Electrical Characteristics
VCC = 3.0 to 5.5 V, Topr = −40°C to 85°C, unless otherwise specified
Symbol
Characteristic
Value
Unit
Min.
Typ.
Max.
fOCO-S
125-kHz on-chip oscillator oscillation frequency
100
125
150
kHz
fOCO40M
40-MHz on-chip oscillator oscillation frequency
32
40
48
MHz
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 67 of 113
M16C/5L Group, M16C/56 Group
5.2
5. Electrical Characteristics
Electrical Characteristics (J-Version, VCC = 5 V)
5.2.1
Electrical Characteristics
J-Version, VCC = 5 V
Table 5.13
Electrical Characteristics (1)
VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40°C to 85°C, f(BCLK) = 32 MHz unless otherwise specified.
Symbol
Parameter
Measuring Condition
Standard
Min.
Typ.
Max.
Unit
VOH
HIGH Output Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
IOH=−5 mA
VCC−2.0
VCC
V
VOH
HIGH Output Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7,P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
IOH = −200 μA
VCC−−0.3
VCC
V
HIGH POWER
HIGH Output Voltage
XOUT
IOH = −1 mA
VCC−−2.0
VCC
LOW POWER
IOH = −0.5 mA
VCC−−2.0
VCC
VOH
HIGH POWER
With no load applied
2.5
LOW POWER
With no load applied
1.6
V
HIGH Output Voltage
XCOUT
VOL
LOW Output Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
IOL = 5 mA
2.0
V
VOL
LOW Output Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
IOL = 200 μA
0.45
V
HIGH POWER
XOUT
IOL = 1 mA
2.0
LOW Output Voltage
LOW POWER
IOL = 0.5 mA
2.0
VOL
VT+-VT-
V
V
HIGH POWER
With no load applied
0
LOW POWER
With no load applied
0
LOW Output Voltage
XCOUT
V
Hysteresis
TA0IN to TA4IN, TB0IN to TB2IN, INT0 to INT5,
NMI, ADTRG, CTS0 to CTS3, SCL2, SDA2,
CLK0 to CLK4, TA0OUT to TA4OUT,
KI0 to KI3, RXD0 to RXD4, ZP, IDU, IDW, IDV,
SD, INPC1_0 to INPC1_7, CRX0
0.2
2.5
V
VT+-VT-
Hysteresis
RESET
0.2
2.5
V
VT+-VT-
Hysteresis
XIN
0.2
0.8
V
HIGH Input Current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
XIN, RESET, CNVSS
VI = 5 V
5.0
μA
IIL
LOW Input Current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
XIN, RESET, CNVSS
VI = 0 V
−5.0
μA
RPULLUP
Pull-Up
Resistance
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
VI = 0 V
170
kΩ
IIH
30
50
RfXIN
Feedback Resistance XIN
1.5
MΩ
RfXCIN
Feedback Resistance XCIN
15
MΩ
VRAM
RAM Retention Voltage
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 68 of 113
At stop mode
2.0
V
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 5 V
Table 5.14
Electrical Characteristics (2)
Topr = −40°C to 85°C unless otherwise specified.
Symbol
Parameter
Measuring Condition
High speed mode
ICC
Wait mode
Stop mode
Unit
Typ.
Max.
f(BCLK) = 32MHz,
XIN = 8 MHz (square wave), PLL multiply-by-8
125-kHz on-chip oscillator operates
28
42
mA
f(BCLK) = 20 MHz,
XIN = 20 MHz (square wave),
125-KHz on-chip oscillator operates
20
30
mA
f(BCLK) = 16 MHz,
XIN = 16 MHz (square wave),
125-KHz on-chip oscillator operates
16
Main clock stops
40-MHz on-chip oscillator operates
125-kHz on-chip oscillator operates
40-MHz on-chip oscillator No division
mode
Main clock stops
40-MHz on-chip oscillator operates
125-kHz on-chip oscillator operates
Divide-by-8
Power Supply
Current
(VCC =4.2V to 5.5 125-kHz on-chip oscillator
mode
V)
In single-chip
mode, the output
pins are open and
other pins are
Low power mode
VSS
Standard
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Divide-by-8
FMR22 = FMR23 = 1 (Low-current
consumption read mode)
Min.
20
mA
30
5
150
mA
mA
500
μA
f(BCLK) = 32 kHz
On Flash memory (2)
FMR22 = FMR23 = 1 (Low-current
consumption read mode)
160
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 25°C
20
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 85°C
50
μA
Topr = 25°C
3
Topr = 85°C
30
μA
15
μA
During flash memory
program
f(BCLK) = 10 MHz, PM17 = 1 (one wait)
VCC = 5.0 V
20.0
mA
During flash memory
erase
f(BCLK) = 10 MHz, PM17 = 1 (one wait)
VCC = 5.0 V
30.0
mA
Idet2
Low Voltage Detection Dissipation Current
3
μA
Idet0
Reset Area Detection Dissipation Current
6
μA
Notes:
1.
This indicates the memory in which the program to be executed exists.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 69 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 5 V
5.2.2
Timing Requirements (Peripheral Functions and Others)
(VCC = 5 V, VSS = 0 V, at Topr = -40°C to 85°C unless otherwise specified)
5.2.2.1
Reset Input (
Table 5.15
Input)
Reset Input (RESET Input)
Symbol
Standard
Parameter
Min.
RESET input low pulse width
tw(RSTL)
Max.
10
Unit
μs
RESET input
t w(RTSL)
Figure 5.6
5.2.2.2
Table 5.16
Reset Input (
External Clock Input
External Clock Input (XIN Input) (1)
Symbol
tc
tw(H)
tw(L)
tr
tf
Input)
Standard
Min.
Max.
50
20
20
9
9
Parameter
External Clock Input Cycle Time
External Clock Input HIGH Pulse Width
External Clock Input LOW Pulse Width
External Clock Rise Time
External Clock Fall Time
Note:
1. The condition is VCC = 5.0V.
XIN input
tr
t w(H)
tf
t w(L)
tc
Figure 5.7
External Clock Input (XIN Input)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 70 of 113
Unit
ns
ns
ns
ns
ns
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.2.2.3
Table 5.17
Timer A Input
Timer A Input (Counter Input in Event Counter Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
100
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
40
ns
tw(TAL)
TAiIN Input LOW Pulse Width
40
ns
Table 5.18
Timer A Input (Gating Input in Timer Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
400
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
200
ns
tw(TAL)
TAiIN Input LOW Pulse Width
200
ns
Table 5.19
Timer A Input (External Trigger Input in One-shot Timer Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
200
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
100
ns
tw(TAL)
TAiIN Input LOW Pulse Width
100
ns
Table 5.20
Timer A Input (External Trigger Input in Pulse Width Modulation Mode, Programmable
Output Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tw(TAH)
TAiIN Input HIGH Pulse Width
100
ns
tw(TAL)
TAiIN Input LOW Pulse Width
100
ns
tc(TA)
t w(TAH)
TAiIN input
t w(TAL)
tc(UP)
t w(UPH)
TAiOUT input
t w(UPL)
Figure 5.8
Timer A Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 71 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
Table 5.21
Timer A Input (Two-phase Pulse Input in Event Counter Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
800
ns
tsu(TAIN-TAOUT)
TAiOUT Input Setup Time
200
ns
tsu(TAOUT-TAIN)
TAiIN Input Setup Time
200
ns
Two-phase pulse input in event counter mode
tc(TA)
TAiIN input
tsu(TAIN-TAOUT)
tsu(TAIN-TAOUT)
tsu(TAOUT-TAIN)
TAiOUT input
tsu(TAOUT-TAIN)
Figure 5.9
Timer A Input (Two-Phase Pulse Input in Event Counter Mode)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 72 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.2.2.4
Table 5.22
Timer B Input
Timer B Input (Counter Input in Event Counter Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time (counted on one edge)
100
ns
tw(TBH)
TBiIN Input HIGH Pulse Width (counted on one edge)
40
ns
tw(TBL)
TBiIN Input LOW Pulse Width (counted on one edge)
40
ns
tc(TB)
TBiIN Input Cycle Time (counted on both edges)
200
ns
tw(TBH)
TBiIN Input HIGH Pulse Width (counted on both edges)
80
ns
tw(TBL)
TBiIN Input LOW Pulse Width (counted on both edges)
80
ns
Table 5.23
Timer B Input (Pulse Period Measurement Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time
400
ns
tw(TBH)
TBiIN Input HIGH Pulse Width
200
ns
tw(TBL)
TBiIN Input LOW Pulse Width
200
ns
Table 5.24
Timer B Input (Pulse Width Measurement Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time
400
ns
tw(TBH)
TBiIN Input HIGH Pulse Width
200
ns
tw(TBL)
TBiIN Input LOW Pulse Width
200
ns
tc(TB)
t w(TBH)
TBiIN input
t w(TBL)
Figure 5.10
Timer B Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 73 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.2.2.5
Table 5.25
Timer S Input
Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tw(TSH)
P8_0 (A-phase), P8_1 (B-phase) Input HIGH Pulse Width
2
μs
tw(TSL)
P8_0 (A-phase), P8_1 (B-phase) Input LOW Pulse Width
2
μs
tsu(P8_0-P8_1)
P8_1 (B-phase) Input Setup Time
1
μs
tsu(P8_1-P8_0)
P8_0 (A-phase) Input Setup Time
1
μs
Two-phase pulse input in two-phase pulse signal processing mode
tw(TSH)
tw(TSL)
P8_0 (A-phase) input
tsu(P8_0-P8_1)
tsu(P8_0-P8_1)
tw(TSH)
tsu(P8_1-P8_0)
tw(TSL)
P8_1 (B-phase) input
tsu(P8_1-P8_0)
Note:
1. When the P8_0 (A-phase) and P8_1 (B-phase) phases are interchanged, tsu(P8_0-P8_1) and
tsu(P8_1-P8_0) are also interchanged.
Figure 5.11
Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 74 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.2.2.6
Table 5.26
Serial Interface
Serial Interface
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(CK)
CLKi Input Cycle Time
200
ns
tw(CKH)
CLKi Input HIGH Pulse Width
100
ns
tw(CKL)
CLKi Input LOW Pulse Width
100
ns
td(C-Q)
TXDi Output Delay Time
th(C-Q)
TXDi Hold Time
0
ns
tsu(D-C)
RXDi Input Setup Time
70
ns
th(C-D)
RXDi Input Hold Time
90
ns
80
ns
tc(CK)
t w(CKH)
CLKi
t w(CKL)
th(C-Q)
TXDi
td(C-Q)
tsu(D-C)
th(C-D)
RXDi
Figure 5.12
5.2.2.7
Table 5.27
Serial Interface
External Interrupt
Input
Input
External Interrupt
Symbol
Standard
Parameter
Min.
Max.
Unit
tw(INH)
INTi Input HIGH Pulse Width
250
ns
tw(INL)
INTi Input LOW Pulse Width
250
ns
t w(INL)
INTi input
t w(INH)
Figure 5.13
External Interrupt
Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 75 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
Multi-master I2C-bus
5.2.2.8
Table 5.28
Multi-master I2C-bus
Symbol
Standard Clock Mode
Parameter
Min.
High-speed Clock Mode
Max.
Min.
Max.
Unit
tBUF
Bus free time
4.7
1.3
μs
tHD;STA
Hold time in start condition
4.0
0.6
μs
tLOW
Hold time in SCL clock 0 status
4.7
1.3
μs
tR
SCL, SDA signals’ rising time
tHD;DAT
Data hold time
tHIGH
Hold time in SCL clock 1 status
1000
20 + 0.1 Cb
300
ns
0
0
0.9
μs
4.0
0.6
μs
fF
SCL, SDA signals’ falling time
tsu;DAT
Data setup time
250
100
ns
tsu;STA
Setup time in restart condition
4.7
0.6
μs
tsu;STO
Stop condition setup time
4.0
0.6
μs
300
20 + 0.1 Cb
300
ns
SDA
t HD;STA
t BUF
SCL
p
t LOW
tF
s
t HD;STA
Figure 5.14
tR
t HD;DTA t HIGH
Multi-master I2C-bus
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 76 of 113
t su;DTA
Sr
t su;STA
t su;STO
p
M16C/5L Group, M16C/56 Group
5.3
5. Electrical Characteristics
Electrical Characteristics (J-Version, VCC = 3 V)
5.3.1
Electrical Characteristics
J-Version, VCC = 3 V
Table 5.29
Electrical Characteristics (1)
VCC = 3.0 to 3.6 V, VSS = 0 V at Topr = −40°C to 85°C, f(BCLK)=32MHz unless otherwise specified.
Symbol
VOH
Parameter
HIGH
Output
Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
HIGH Output Voltage
XOUT
HIGH Output Voltage
XCOUT
VOH
VOL
LOW
Output
Voltage
Measuring Condition
XOUT
LOW Output Voltage
XCOUT
VOL
Typ.
Max.
IOH = −1 mA
VCC−0.5
VCC
HIGH POWER
IOH = −0.1 mA
VCC−0.5
VCC
LOW POWER
IOH = −50 μA
VCC−0.5
VCC
HIGH POWER
With no load applied
2.5
LOW POWER
With no load applied
1.6
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
LOW Output Voltage
Standard
Min.
0.5
HIGH POWER
IOL = 0.1mA
0.5
LOW POWER
IOL = 50μA
0.5
With no load applied
0
LOW POWER
With no load applied
0
V
V
V
IOL = 1mA
HIGH POWER
Unit
V
V
V
Hysteresis
TA0IN to TA4IN, TB0IN to TB2IN, INT0
to INT5, NMI, ADTRG, CTS0 to CTS3,
SCL2, SDA2, CLK0 to CLK4, TA0OUT
to TA4OUT, KI0 to KI3, RXD0 to RXD4,
ZP, IDU, IDW, IDV, SD, INPC1_0 to
INPC1_7, CRX0
VT+-VT-
Hysteresis
RESET
1.8
V
VT+-VT-
Hysteresis
XIN
0.8
V
IIH
HIGH Input
Current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
XIN, RESET, CNVSS
VI = 3V
4.0
μA
IIL
LOW Input
Current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
XIN, RESET, CNVSS
VI = 0V
−4.0
μA
RPULLUP
Pull-Up
Resistance
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
VI = 0V
500
kΩ
RfXIN
Feedback Resistance XIN
VT+-VT-
RfXCIN
Feedback Resistance XCIN
VRAM
RAM Retention Voltage
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 77 of 113
1.8
At stop mode
50
2.0
100
V
3.0
MΩ
25
MΩ
V
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 3 V
Table 5.30
Electrical Characteristics (2)
Topr = −40°C to 85°C unless otherwise specified.
Symbol
Parameter
Measuring Condition
High speed mode
Max.
f(BCLK) = 32MHz,
XIN = 8 MHz (square wave), PLL multiply-by-8
125-kHz on-chip oscillator operates
26
40
mA
f(BCLK) = 20 MHz,
XIN = 20 MHz (square wave),
125-kHz on-chip oscillator operates
19
28
mA
f(BCLK) = 16 MHz,
XIN = 16 MHz (square wave),
125-kHz on-chip oscillator operates
15
ICC
Wait mode
Stop mode
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Divide-by-8
FMR22 = FMR23 = 1 (Low-current
consumption read mode)
Min.
Unit
Typ.
Main clock stops
40-MHz on-chip oscillator operates
125-kHz on-chip oscillator operates
40-MHz on-chip oscillator No division
mode
Main clock stops
40-MHz on-chip oscillator operates
125-kHz on-chip oscillator operates
Divide-by-8
Power Supply
Current
125-kHz on-chip oscillator
(VCC = 3.0 V to 3.6 mode
V)
In single-chip
mode, the output
pins are open and
other pins are
Low power mode
VSS
Standard
19
mA
28
5
150
mA
mA
500
μA
f(BCLK) = 32 kHz
On Flash memory (1)
FMR22 = FMR23 = 1 (Low-current
consumption read mode)
160
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 25°C
20
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 85°C
50
μA
Topr = 25°C
2
Topr = 85°C
30
μA
12
μA
During flash memory
program
f(BCLK) = 10 MHz, PM17 = 1 (one wait)
VCC = 3.0 V
20.0
mA
During flash memory
erase
f(BCLK) = 10 MHz, PM17 = 1 (one wait)
VCC = 3.0 V
30.0
mA
Idet2
Low Voltage Detection Dissipation Current
3
μA
Idet0
Reset Area Detection Dissipation Current
6
μA
Note:
1.
This indicates the memory in which the program to be executed exists.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 78 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 3 V
5.3.2
Timing Requirements (Peripheral Functions and Others)
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.3.2.1
Reset Input (
Table 5.31
Reset Input (
Symbol
Input)
Input)
Standard
Parameter
Min.
RESET input low pulse width
tw(RSTL)
Max.
10
Unit
μs
RESET input
t w(RTSL)
Figure 5.15
5.3.2.2
Table 5.32
Reset Input (
External Clock Input
External Clock Input (XIN input) (1)
Symbol
tc
tw(H)
tw(L)
tr
tf
Input)
Standard
Min.
Max.
50
20
20
9
9
Parameter
External Clock Input Cycle Time
External Clock Input HIGH Pulse Width
External Clock Input LOW Pulse Width
External Clock Rise Time
External Clock Fall Time
Note:
1. The condition is VCC = 3.0V.
XIN input
tr
t w(H)
tf
t w(L)
tc
Figure 5.16
External Clock Input (XIN Input)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 79 of 113
Unit
ns
ns
ns
ns
ns
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.3.2.3
Table 5.33
Timer A Input
Timer A Input (Counter Input in Event Counter Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
150
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
60
ns
tw(TAL)
TAiIN Input LOW Pulse Width
60
ns
Table 5.34
Timer A Input (Gating Input in Timer Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
600
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
300
ns
tw(TAL)
TAiIN Input LOW Pulse Width
300
ns
Table 5.35
Timer A Input (External Trigger Input in One-shot Timer Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
300
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
150
ns
tw(TAL)
TAiIN Input LOW Pulse Width
150
ns
Table 5.36
Timer A Input (External Trigger Input in Pulse Width Modulation Mode, Programmable
Output Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tw(TAH)
TAiIN Input HIGH Pulse Width
150
ns
tw(TAL)
TAiIN Input LOW Pulse Width
150
ns
tc(TA)
t w(TAH)
TAiIN input
t w(TAL)
tc(UP)
t w(UPH)
TAiOUT input
t w(UPL)
Figure 5.17
Timer A Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 80 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
Table 5.37
Timer A Input (Two-phase Pulse Input in Event Counter Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
2
μs
tsu(TAIN-TAOUT)
TAiOUT Input Setup Time
500
ns
tsu(TAOUT-TAIN)
TAiIN Input Setup Time
500
ns
Two-phase pulse input in event counter mode
tc(TA)
TAiIN input
tsu(TAIN-TAOUT)
tsu(TAIN-TAOUT)
tsu(TAOUT-TAIN)
TAiOUT input
tsu(TAOUT-TAIN)
Figure 5.18
Timer A Input (Two-Phase Pulse Input in Event Counter Mode)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 81 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.3.2.4
Table 5.38
Timer B Input
Timer B Input (Counter Input in Event Counter Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time (counted on one edge)
150
ns
tw(TBH)
TBiIN Input HIGH Pulse Width (counted on one edge)
60
ns
tw(TBL)
TBiIN Input LOW Pulse Width (counted on one edge)
60
ns
tc(TB)
TBiIN Input Cycle Time (counted on both edges)
300
ns
tw(TBH)
TBiIN Input HIGH Pulse Width (counted on both edges)
120
ns
tw(TBL)
TBiIN Input LOW Pulse Width (counted on both edges)
120
ns
Table 5.39
Timer B Input (Pulse Period Measurement Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time
600
ns
tw(TBH)
TBiIN Input HIGH Pulse Width
300
ns
tw(TBL)
TBiIN Input LOW Pulse Width
300
ns
Table 5.40
Timer B Input (Pulse Width Measurement Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time
600
ns
tw(TBH)
TBiIN Input HIGH Pulse Width
300
ns
tw(TBL)
TBiIN Input LOW Pulse Width
300
ns
tc(TB)
t w(TBH)
TBiIN input
t w(TBL)
Figure 5.19
Timer B Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 82 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.3.2.5
Table 5.41
Timer S Input
Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tw(TSH)
P8_0 (A-phase), P8_1 (B-phase) Input HIGH Pulse Width
2
μs
tw(TSL)
P8_0 (A-phase), P8_1 (B-phase) Input LOW Pulse Width
2
μs
tsu(P8_0-P8_1)
P8_1 (B-phase) Input Setup Time
1
μs
tsu(P8_1-P8_0)
P8_0 (A-phase) Input Setup Time
1
μs
Two-phase pulse input in two-phase pulse signal processing mode
tw(TSH)
tw(TSL)
P8_0 (A-phase) input
tsu(P8_0-P8_1)
tsu(P8_0-P8_1)
tw(TSH)
tsu(P8_1-P8_0)
tw(TSL)
P8_1 (B-phase) input
tsu(P8_1-P8_0)
Note:
1. When the P8_0 (A-phase) and P8_1 (B-phase) phases are interchanged, tsu(P8_0-P8_1) and
tsu(P8_1-P8_0) are also interchanged.
Figure 5.20
Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 83 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
5.3.2.6
Table 5.42
Serial Interface
Serial Interface
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(CK)
CLKi Input Cycle Time
300
ns
tw(CKH)
CLKi Input HIGH Pulse Width
150
ns
tw(CKL)
CLKi Input LOW Pulse Width
150
ns
td(C-Q)
TXDi Output Delay Time
th(C-Q)
TXDi Hold Time
tsu(D-C)
th(C-D)
160
ns
0
ns
RXDi Input Setup Time
100
ns
RXDi Input Hold Time
90
ns
tc(CK)
t w(CKH)
CLKi
t w(CKL)
th(C-Q)
TXDi
td(C-Q)
tsu(D-C)
th(C-D)
RXDi
Figure 5.21
Table 5.43
Serial Interface
Input
External Interrupt
Symbol
Standard
Parameter
Min.
Max.
Unit
tw(INH)
INTi Input HIGH Pulse Width
380
ns
tw(INL)
INTi Input LOW Pulse Width
380
ns
t w(INL)
INTi input
t w(INH)
Figure 5.22
External Interrupt
Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 84 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
J-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 85°C unless otherwise specified)
Table 5.44
Multi-master I2C-bus
Symbol
Standard Clock Mode
Parameter
Min.
High-speed Clock Mode
Max.
Min.
Max.
Unit
tBUF
Bus free time
4.7
1.3
μs
tHD;STA
Hold time in start condition
4.0
0.6
μs
tLOW
Hold time in SCL clock 0 status
4.7
1.3
μs
tR
SCL, SDA signals’ rising time
tHD;DAT
Data hold time
1000
20 + 0.1 Cb
300
ns
0
0
0.9
μs
4.0
0.6
μs
tHIGH
Hold time in SCL clock 1 status
fF
SCL, SDA signals’ falling time
tsu;DAT
Data setup time
250
100
ns
tsu;STA
Setup time in restart condition
4.7
0.6
μs
tsu;STO
Stop condition setup time
4.0
0.6
μs
300
20 + 0.1 Cb
300
ns
SDA
t HD;STA
t BUF
SCL
p
t LOW
t HD;STA
Figure 5.23
tR
tF
Sr
s
t HD;DTA
t HIGH
Multi-master I2C-bus
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 85 of 113
t su;DTA
t su;STA
t su;STO
p
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
5.4
Electrical Characteristics (K-Version, Common to 3 V and 5 V)
5.4.1
Absolute Maximum Rating
Table 5.45
Absolute Maximum Ratings
Symbol
Characteristic
Condition
Value
Unit
VCC
Supply voltage
VCC = AVCC
-0.3 to 6.5
V
AVCC
Analog supply voltage
VCC = AVCC
-0.3 to 6.5
V
VREF
Analog reference voltage
−0.3 to VCC + 0.1 (1)
V
VI
Input voltage P0_0 to P0_7, P1_0 to
P1_7, P2_0 to P2_7, P3_0
to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to
P8_7, P9_0 to P9_3, P9_5
to P9_7, P10_0 to P10_7
XIN, RESET, CNVSS,
VREF
-0.3 to VCC + 0.3
V
-0.3 to VCC + 0.3
V
-40°C ≤ Topr ≤ 85°C
300
mW
85°C < Topr ≤ 125°C
200
mW
VO
Pd
Topr
Tstg
Output
voltage
P0_0 to P0_7, P1_0 to
P1_7, P2_0 to P2_7, P3_0
to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to
P8_7, P9_0 to P9_3, P9_5
to P9_7, P10_0 to P10_7
XOUT
Power consumption
Operating
While CPU operation
temperature
range
While flash memory
program and erase
operation
Storage temperature range
Note:
1.
Maximum value is 6.5 V.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 86 of 113
-40 to 125
Programming area
0 to 60
Data area
-40 to 125
-65 to 150
°C
°C
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
5.4.2
Recommended Operating Conditions
Table 5.46
Operating Conditions (1)
VCC = 3.0 V to 5.5 V, Topr = -40 °C to 125 °C unless otherwise specified.
Symbol
VCC
Supply voltage
AVCC
Analog supply voltage
VSS
AVSS
VIH
Value
Characteristic
Min.
3.0
Max.
5.5
Unit
V
VCC
V
Ground voltage
0
V
Analog ground voltage
0
V
P0_0 to P0_7, P1_0 to P1_7, Input level 0.50 VCC
P2_0 to P2_7, P3_0 to P3_7,
P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3,
Input level 0.70 VCC
High level input P9_5 to P9_7, P10_0 to
P10_7
voltage
XIN, RESET, CNVSS
SDAMM, SCLMM
VIL
Typ.
output current
V
0.85VCC
VCC
V
0.8 VCC
VCC
VCC
V
2.1
VCC
V
0
0.3 VCC
V
0
0.45VCC
V
0
0.2 VCC
V
When I2C-bus input level selected
0
0.3 VCC
V
When SMBUS input level selected
0
0.8
V
80.0
mA
When
input level selected
When SMBUS input level selected
XIN, RESET, CNVSS
IOH(sum) High peak
VCC
0.7 VCC
I2C-bus
P0_0 to P0_7, P1_0 to P1_7, Input level 0.50 VCC
P2_0 to P2_7, P3_0 to P3_7,
P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, Input level 0.70 VCC
Low level input P9_5 to P9_7, P10_0 to
P10_7
voltage
SDAMM, SCLMM
0.7 VCC
Sum of IOH(peak) at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0
to P3_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3,
P9_5 to P9_7, P10_0 to P10_7
IOH(peak)
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P6_0 to
High level peak
P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
output current
P10_0 to P10_7
-10.0
mA
IOH(avg)
High level
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P6_0 to
average output P6_7, P7_0 to P7_7, P8_0 to P8_7,P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
current (2)
-5.0
mA
IOL(sum)
Low peak
output current
-80.0
mA
IOL(peak)
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P6_0 to
Low level peak
P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
output current
P10_0 to P10_7
10.0
mA
IOL(avg)
Low level
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P6_0 to
average output P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
current (2)
5.0
mA
f(XIN)
Main clock input oscillation frequency (2)
f(XCIN)
Sub clock oscillation oscillator frequency
Sum of IOL(peak) at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0
to P3_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_3,
P9_5 to P9_7, P10_0 to P10_7
f(PLL)
PLL clock oscillation frequency
f(BCLK)
CPU operation frequency
tsu(PLL)
Wait time to stabilize PLL frequency synthesizer
(2)
0
20
MHz
50
kHz
10
32
MHz
0
32
MHz
1
ms
32.768
Notes:
1.
The mean output current is the mean value within 100ms.
2.
Refer to “Figure 5.1 “Main clock input oscillation frequency, PLL clock oscillation frequency”” for the relationship between main
clock oscillation frequency/PLL clock oscillation frequency and supply voltage.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 87 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
Main clock input oscillation frequency
PLL clock oscillation frequency
20.0 MHz
20.0
10.0
0.0
3.0
5.5
Vcc [V] (main clock: no division)
f(XIN) maximum operating frequency [MHz]
f(XIN) maximum operating frequency [MHz]
32.0
32.0 MHz
10.0
0.0
3.0
5.5
Vcc [V] (PLL clock oscillation)
Figure 5.24
Main Clock Input Oscillation Frequency, PLL Clock Oscillation Frequency
Table 5.47
Recommended Operating Conditions (2/2) (1)
VCC = 3.0 to 5.5 V, VSS = 0 V, and Topr = -40°C to 125°C unless otherwise specified.
The ripple voltage must not exceed Vr(VCC) and/or dVr(VCC)/dt.
Symbol
Standard
Parameter
Vr(VCC)
Allowable ripple voltage
dVr(VCC)/dt
Ripple voltage falling gradient
Min.
Typ.
Max.
VCC = 5.0 V
0.5
Vp-p
VCC = 3.0 V
0.3
Vp-p
VCC = 5.0 V
0.3
V/ms
VCC = 3.0 V
0.3
V/ms
Note:
1. The device is operationally guaranteed under these operating conditions.
V CC
Figure 5.25
Ripple Waveform
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 88 of 113
Unit
Vr(VCC)
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
5.4.3
A/D Conversion Characteristics
Table 5.48
A/D Conversion Characteristics (1)
VCC = AVCC = VREF = 3.0 to 5.5 V, VSS = AVSS = 0 V at Topr = -40°C to 125°C unless otherwise specified.
Symbol
Parameter
—–
Resolution
INL
Integral Non-Linearity Error
—–
Absolute Accuracy
φAD
A/D operating clock frequency
Measuring Condition
Standard
Min.
Typ.
Max.
Unit
VREF = VCC
10
Bits
VREF = VCC = 5.0 V (2)
±3
LSB
VREF = VCC = 3.3 V (2)
±5
LSB
VREF = VCC = 5.0 V (2)
±3
LSB
VREF = VCC = 3.3 V (2)
±5
LSB
4.0 V ≤ VCC ≤ 5.5 V
2
25
MHz
3.2 V ≤ VCC ≤ 4.0 V
2
16
MHz
3.0 V ≤ VCC ≤ 3.2 V
2
10
MHz
—–
Tolerance Level Impedance
DNL
Differential Non-Linearity Error
(2)
3
±1
LSB
—–
Offset Error (4)
(2)
±3
LSB
—–
Gain Error (4)
(2)
±3
LSB
tCONV
10-bit Conversion Time
tsamp
VREF = VCC = 5V,
φAD = 25 MHz
kΩ
1.60
μs
Sampling time
0.6
μs
VREF
Reference Voltage
3.0
VCC
V
VIA
Analog Input Voltage (3)
0
VREF
V
Notes:
1. Use when AVCC = VCC
2. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input
ports and connect them to VSS. See Figure 5.26 “A/D Accuracy Measure Circuit”.
3. When analog input voltage is over reference voltage, the result of A/D conversion is 3FFh.
AN
Analog input
P0 to P10
Figure 5.26
A/D Accuracy Measure Circuit
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 89 of 113
AN: One of the analog input pin
P0 to P10: I/O pins other than AN
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
5.4.4
Flash Memory Electrical Characteristics
Table 5.49
CPU Clock When Operating Flash Memory (f(BCLK))
VCC = 3.0 to 5.5 V at Topr = -40°C to 125°C, unless otherwise specified.
Symbol
Parameter
-
CPU rewrite mode
f(SLOW_R)
Slow read mode
-
Low current consumption read mode
-
Data flash read
Conditions
Standard
Min.
Typ.
fC
Max.
Unit
16 (1)
MHz
(3)
MHz
(2)
MHz
5
35
20
kHz
Notes:
1. Set the PM17 bit in the PM1 register to 1 (one wait).
2. When the frequency is over this value, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in
the PM1 register to 1 (one wait)
3. Set the PM17 bit in the PM1 register to 1 (one wait). No wait states are required if the 125kHz on-chip oscillator
clock or sub clock is used as the clock source of the CPU clock.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 90 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
Table 5.50
Flash Memory (Program ROM 1, 2) Electrical Characteristics
VCC = 3.0 to 5.5 V at Topr = 0°C to 60°C, unless otherwise specified.
Symbol
-
Parameter
Conditions
VCC = 3.3 V, Topr = 25°C
Standard
Min.
Unit
Typ.
Max.
150
4000
μs
times
-
Program/erase cycles (1, 3, 4)
Two words program time
1,000 (2)
Lock bit program time
VCC = 3.3 V, Topr = 25°C
70
3000
μs
-
Block erase time
VCC = 3.3 V, Topr = 25°C
0.2
3.0
s
td(SR-SUS)
Time delay from suspend request
until suspend
5 + CPU clock
× 3 cycles
ms
VCC = 3.3 V, Topr = 25°C
-
Interval from erase start/restart
until following suspend request
0
-
Suspend interval necessary for
auto-erasure to complete (7)
20
-
Time from suspend until erase
restart
-
Program, erase voltage
Topr= -40°C to 125°C
-
Read voltage
-
Program, erase temperature
tPS
Flash Memory Circuit Stabilization Wait Time
-
Data hold time (6)
Ambient temperature = 55°C
μs
ms
30 + CPU
clock × 1 cycle
μs
3.0
5.5
V
3.0
5.5
V
0
60
°C
50
20
μs
year
Notes:
1. Definition of program and erase cycles:
The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n
(n = 1,000), each block can be erased n times. For example, if a 64 Kbyte block is erased after writing two word
data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be
written to the same address more than once without erasing the block (rewrite prohibited).
2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing
to sequential addresses in turn so that as much of the block as possible is used up before performing an erase
operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase
operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the
block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support
representative.
6. The data hold time includes time that the power supply is off or the clock is not supplied.
7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the
erase sequence cannot be completed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 91 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
Table 5.51
Flash Memory (Data Flash) Electrical Characteristics
VCC = 3.0 to 5.5 V at Topr = -40°C to 125°C, unless otherwise specified.
Symbol
Parameter
Conditions
Standard
Min.
Typ.
Max.
Unit
-
Program/erase cycles (1, 3, 4)
VCC = 3.3 V, Topr = 25°C
-
Two words program time
VCC = 3.3 V, Topr = 25°C
300
4000
μs
-
Lock bit program time
VCC = 3.3 V, Topr = 25°C
140
3000
μs
-
Block erase time
VCC = 3.3 V, Topr = 25°C
0.2
3.0
s
5 + CPU clock
× 3 cycles
ms
10,000 (2)
td(SR-SUS) Time delay from suspend request
until suspend
-
Interval from erase start/restart until
following suspend request
0
-
Suspend interval necessary for
auto-erasure to complete (7)
20
-
Time from suspend until erase
restart
-
Program, erase voltage
tPS
Flash Memory Circuit Stabilization Wait Time
-
Data hold time (6)
times
μs
ms
30 + CPU
clock × 1 cycle
μs
3.0
5.5
V
Read voltage
3.0
5.5
V
Program, erase temperature
−40
125
°C
50
μs
Ambient temperature = 55 °C
20
year
Notes:
1. Definition of program and erase cycles
The program and erase cycles refer to the number of per-block erasures.
If the program and erase cycles are n (n = 10,000), each block can be erased n times.
For example, if a 4 Kbyte block is erased after writing two word data 1,024 times, each to a different address, this
counts as one program and erase cycles. Data cannot be written to the same address more than once without
erasing the block (rewrite prohibited).
2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing
to sequential addresses in turn so that as much of the block as possible is used up before performing an erase
operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be
minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the
erasure cycles between blocks A and B can further reduce the actual erasure cycles. It is also advisable to retain
data on the erasure cycles of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the
block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support
representative.
6. The data hold time includes time that the power supply is off or the clock is not supplied.
7.
After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request,
the erase sequence cannot be completed.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 92 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
5.4.5
Voltage Detector and Power Supply Circuit Electrical Characteristics
Table 5.52
Voltage Detector 0 Electrical Characteristics
The measurement condition is VCC = 3.0 to 5.5 V, Topr = -40°C to 125°C, unless otherwise specified.
Symbol
Parameter
Condition
Vdet0
Voltage detection level Vdet0
When VCC is falling.
td(E-A)
Waiting time until voltage detector operation
starts (1)
VCC = 3.0 to 5.0 V
Standard
Unit
Min.
Typ.
Max.
2.70
2.85
3.00
V
100
μs
Notes:
1. Necessary time until the voltage detector operates when setting to 1 again after setting the VC25 bit in the VCR2
register to 0.
Table 5.53
Voltage Detector 2 Electrical Characteristics
The measurement condition is VCC = 2.7 to 5.5 V, Topr = -40°C to 125°C, unless otherwise specified.
Symbol
Parameter
Condition
Vdet2
Voltage detection level Vdet2_4
-
Hysteresis width at the rising of VCC in voltage
detector 2
td(E-A)
Waiting time until voltage detector operation starts (1) VCC = 3.0 to 5.0 V
1.
When VCC is falling
Standard
Min.
Typ.
Max.
3.51
3.81
4.11
0.15
Unit
V
V
100
μs
Necessary time until the voltage detector operates after setting to 1 again after setting the VC27 bit in the VCR2
register to 0.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 93 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
Table 5.54
Power-On Reset Circuit
The measurement condition is Topr = -40°C to 125°C, unless otherwise specified.
Symbol
Parameter
trth
External power VCC rise gradient
tfth
External power VCC fall gradient
Condition
Standard
Min.
Typ.
2.0
Max.
Unit
50000 mV/ms
50000 mV/ms
Vpor
Voltage at which power-on reset enabled
tw(por)
Hold time at which power-on reset enabled
(1)
0.1
1.0
V
ms
Note:
1.
To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS1 address
to 0.
Vdet0
External Power VCC
Vdet0
t rth
t rth
t fth
Vpor
tw(por)
Internal
reset signal
1
1
× 128
fOCO-S
Figure 5.27
Power-On Reset Circuit Electrical Characteristics
Table 5.55
Power Supply Circuit Timing Characteristics
Symbol
Parameter
× 128
fOCO-S
Measuring Condition
td(P-R)
Time for Internal Power Supply Stabilization VCC = 3.0 V to 5.5V
During Powering-On
td(R-S)
td(W-S)
Standard
Min.
Typ.
Max.
Unit
5
ms
STOP Release Time
300
μs
Low Power Mode Wait Mode Release Time
300
μs
Note:
1. When VCC = 5 V.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 94 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version
Recommended
operating
voltage
VCC
t d(P-R)
Time to stabilize internal supply
voltage during powering-on
td(P-R)
CPU clock
(a) Interrupt to exit from stop mode
(b) Interrupt to exit from wait mode
t d(R-S)
STOP release time
t d(W-S)
Low power consumption
mode wait mode exit time
CPU clock
(a)
(b)
t d(E-A)
td(R-S)
td(W-S)
VC25, VC27
Voltage detection circuit
operation start time
Voltage detection circuit
Stop
Operate
td(E-A)
Figure 5.28
5.4.6
Power Supply Circuit Timing Diagram
Oscillation Circuit Electrical Characteristics
Table 5.56
On-chip Oscillator Oscillation Circuit Electrical Characteristics
VCC = 3.0 to 5.5 V, Topr = −40°C to 125°C, unless otherwise specified
Symbol
Characteristic
Value
Unit
Min.
Typ.
Max.
fOCO-S
125-kHz on-chip oscillator oscillation frequency
100
125
150
kHz
fOCO40M
40-kHz on-chip oscillator oscillation frequency
32
40
48
MHz
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 95 of 113
M16C/5L Group, M16C/56 Group
5.5
5. Electrical Characteristics
Electrical Characteristics (K-Version, VCC = 5 V)
5.5.1
Electrical Characteristics
K-Version, VCC = 5 V
Table 5.57
Electrical Characteristics (1)
VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = −40°C to 125°C, f(BCLK) = 32 MHz unless otherwise specified.
Symbol
Parameter
Measuring Condition
Standard
Min.
Typ.
Max.
Unit
VOH
HIGH Output Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7,P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
IOH=−5 mA
VCC−2.0
VCC
V
VOH
HIGH Output Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7,P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
IOH = −200 μA
VCC−−0.3
VCC
V
HIGH Output Voltage
XOUT
HIGH POWER
IOH = −1 mA
VCC−−2.0
VCC
LOW POWER
IOH = −0.5 mA
VCC−−2.0
VCC
VOH
VOL
VOL
HIGH Output Voltage
XCOUT
With no load applied
2.5
With no load applied
1.6
V
LOW Output Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
IOL = 5 mA
2.0
V
LOW Output Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
IOL = 200 μA
0.45
V
LOW Output Voltage
XOUT
VOL
VT+-VT-
HIGH POWER
LOW POWER
V
HIGH POWER
IOL = 1 mA
2.0
LOW POWER
IOL = 0.5 mA
2.0
V
HIGH POWER
With no load applied
0
LOW POWER
With no load applied
0
LOW Output Voltage
XCOUT
Hysteresis
TA0IN to TA4IN, TB0IN to TB2IN, INT0 to INT5,
NMI, ADTRG, CTS0 to CTS3, SCL2, SDA2,
CLK0 to CLK4, TA0OUT to TA4OUT,
KI0 to KI3, RXD0 to RXD4, ZP, IDU, IDW, IDV,
SD, INPC1_0 to INPC1_7, CRX0
0.2
V
2.5
V
VT+-VT-
Hysteresis
RESET
0.2
2.5
V
VT+-VT-
Hysteresis
XIN
0.2
0.8
V
HIGH Input Current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
XIN, RESET, CNVSS
VI = 5 V
5.0
μA
IIL
LOW Input Current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7, P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
XIN, RESET, CNVSS
VI = 0 V
−5.0
μA
RPULLUP
Pull-Up
Resistance
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,
P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7,
P8_0 to P8_7,P9_0 to P9_3, P9_5 to P9_7,
P10_0 to P10_7
VI = 0 V
170
kΩ
RfXIN
Feedback Resistance XIN
IIH
RfXCIN
Feedback Resistance XCIN
VRAM
RAM Retention Voltage
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 96 of 113
At stop mode
30
2.0
50
1.5
MΩ
15
MΩ
V
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 5 V
Table 5.58
Electrical Characteristics (2)
Topr = −40°C to 125°C unless otherwise specified.
Symbol
Parameter
Measuring Condition
f(BCLK) = 32MHz,
XIN = 8 MHz (square wave), PLL multiply-by-8
125-kHz on-chip oscillator operates
f(BCLK) = 20 MHz,
High speed mode
XIN = 20 MHz (square wave),
125-kHz on-chip oscillator operates
f(BCLK) = 16 MHz,
XIN = 16 MHz (square wave),
125-kHz on-chip oscillator operates
Main clock stops
40-MHz on-chip oscillator operates
125-kHz on-chip oscillator operates
40-MHz on-chip oscillator No division
mode
Main clock stops
40-MHz on-chip oscillator operates
125-kHz on-chip oscillator operates
Divide-by-8
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator 125-kHz on-chip oscillator operates
Divide-by-8
mode
FMR22 = FMR23 = 1 (Low-current consumption
Standard
Unit
Min. Typ. Max.
28
42
mA
20
30
mA
16
20
mA
30
5
150
mA
mA
500
μA
read mode)
ICC
Power Supply Current
(VCC = 4.2 V to 5.5 V)
In single-chip mode, the
output pins are open and
other pins are VSS
Low power mode
f(BCLK) = 32 kHz
On Flash memory (2)
FMR22 = FMR23 = 1 (Low-current consumption
160
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 25°C
20
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 105°C
80
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 125°C
120
μA
read mode)
Wait mode
Topr = 25°C
3
Topr = 105°C
60
μA
μA
Topr = 125°C
100
μA
During flash memory
program
f(BCLK) = 10 MHz, PM17 = 1 (one wait)
VCC = 5.0 V
20.0
mA
During flash memory
erase
f(BCLK) = 10 MHz, PM17 = 1 (one wait)
VCC = 5.0 V
30.0
mA
μA
μA
Stop mode
Idet2
Low Voltage Detection Dissipation Current
3
Idet0
Reset Area Detection Dissipation Current
6
Notes:
1.
This indicates the memory in which the program to be executed exists.
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 97 of 113
15
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 5 V
5.5.2
Timing Requirements (Peripheral Functions and Others)
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.5.2.1
Reset Input (
Table 5.59
Input)
Reset Input (RESET Input)
Symbol
Standard
Parameter
Min.
RESET input low pulse width
tw(RSTL)
Max.
10
Unit
μs
RESET input
t w(RTSL)
Figure 5.29
5.5.2.2
Table 5.60
Reset Input (
External Clock Input
External Clock Input (XIN input) (1)
Symbol
tc
tw(H)
tw(L)
tr
tf
Input)
Standard
Min.
Max.
50
20
20
9
9
Parameter
External Clock Input Cycle Time
External Clock Input HIGH Pulse Width
External Clock Input LOW Pulse Width
External Clock Rise Time
External Clock Fall Time
Note:
1. The condition is VCC = 5.0V.
XIN input
tr
t w(H)
tf
t w(L)
tc
Figure 5.30
External Clock Input (XIN Input)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 98 of 113
Unit
ns
ns
ns
ns
ns
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.5.2.3
Table 5.61
Timer A Input
Timer A Input (Counter Input in Event Counter Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
100
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
40
ns
tw(TAL)
TAiIN Input LOW Pulse Width
40
ns
Table 5.62
Timer A Input (Gating Input in Timer Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
400
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
200
ns
tw(TAL)
TAiIN Input LOW Pulse Width
200
ns
Table 5.63
Timer A Input (External Trigger Input in One-shot Timer Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
200
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
100
ns
tw(TAL)
TAiIN Input LOW Pulse Width
100
ns
Table 5.64
Timer A Input (External Trigger Input in Pulse Width Modulation Mode, Programmable
Output Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tw(TAH)
TAiIN Input HIGH Pulse Width
100
ns
tw(TAL)
TAiIN Input LOW Pulse Width
100
ns
tc(TA)
t w(TAH)
TAiIN input
t w(TAL)
tc(UP)
t w(UPH)
TAiOUT input
t w(UPL)
Figure 5.31
Timer A Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 99 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
Table 5.65
Timer A Input (Two-phase Pulse Input in Event Counter Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
800
ns
tsu(TAIN-TAOUT)
TAiOUT Input Setup Time
200
ns
tsu(TAOUT-TAIN)
TAiIN Input Setup Time
200
ns
Two-phase pulse input in event counter mode
tc(TA)
TAiIN input
tsu(TAIN-TAOUT)
tsu(TAIN-TAOUT)
tsu(TAOUT-TAIN)
TAiOUT input
tsu(TAOUT-TAIN)
Figure 5.32
Timer A Input (Two-Phase Pulse Input in Event Counter Mode)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 100 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.5.2.4
Table 5.66
Timer B Input
Timer B Input (Counter Input in Event Counter Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time (counted on one edge)
100
ns
tw(TBH)
TBiIN Input HIGH Pulse Width (counted on one edge)
40
ns
tw(TBL)
TBiIN Input LOW Pulse Width (counted on one edge)
40
ns
tc(TB)
TBiIN Input Cycle Time (counted on both edges)
200
ns
tw(TBH)
TBiIN Input HIGH Pulse Width (counted on both edges)
80
ns
tw(TBL)
TBiIN Input LOW Pulse Width (counted on both edges)
80
ns
Table 5.67
Timer B Input (Pulse Period Measurement Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time
400
ns
tw(TBH)
TBiIN Input HIGH Pulse Width
200
ns
tw(TBL)
TBiIN Input LOW Pulse Width
200
ns
Table 5.68
Timer B Input (Pulse Width Measurement Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time
400
ns
tw(TBH)
TBiIN Input HIGH Pulse Width
200
ns
tw(TBL)
TBiIN Input LOW Pulse Width
200
ns
tc(TB)
t w(TBH)
TBiIN input
t w(TBL)
Figure 5.33
Timer B Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 101 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.5.2.5
Table 5.69
Timer S Input
Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tw(TSH)
P8_0 (A-phase), P8_1 (B-phase) Input HIGH Pulse Width
2
μs
tw(TSL)
P8_0 (A-phase), P8_1 (B-phase) Input LOW Pulse Width
2
μs
tsu(P8_0-P8_1)
P8_1 (B-phase) Input Setup Time
1
μs
tsu(P8_1-P8_0)
P8_0 (A-phase) Input Setup Time
1
μs
Two-phase pulse input in two-phase pulse signal processing mode
tw(TSH)
tw(TSL)
P8_0 (A-phase) input
tsu(P8_0-P8_1)
tsu(P8_0-P8_1)
tw(TSH)
tsu(P8_1-P8_0)
tw(TSL)
P8_1 (B-phase) input
tsu(P8_1-P8_0)
Note:
1. When the P8_0 (A-phase) and P8_1 (B-phase) phases are interchanged, tsu(P8_0-P8_1) and
tsu(P8_1-P8_0) are also interchanged.
Figure 5.34
Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 102 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.5.2.6
Table 5.70
Serial Interface
Serial Interface
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(CK)
CLKi Input Cycle Time
200
ns
tw(CKH)
CLKi Input HIGH Pulse Width
100
ns
tw(CKL)
CLKi Input LOW Pulse Width
100
ns
td(C-Q)
TXDi Output Delay Time
th(C-Q)
TXDi Hold Time
0
ns
tsu(D-C)
RXDi Input Setup Time
70
ns
th(C-D)
RXDi Input Hold Time
90
ns
80
ns
tc(CK)
t w(CKH)
CLKi
t w(CKL)
th(C-Q)
TXDi
td(C-Q)
tsu(D-C)
th(C-D)
RXDi
Figure 5.35
5.5.2.7
Table 5.71
Serial Interface
External Interrupt
Input
Input
External Interrupt
Symbol
Standard
Parameter
Min.
Max.
Unit
tw(INH)
INTi Input HIGH Pulse Width
250
ns
tw(INL)
INTi Input LOW Pulse Width
250
ns
t w(INL)
INTi input
t w(INH)
Figure 5.36
External Interrupt
Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 103 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 5 V
Timing Requirements
(VCC = 5 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
Multi-master I2C-bus
5.5.2.8
Table 5.72
Multi-master I2C-bus
Symbol
Standard Clock Mode
Parameter
Min.
High-speed Clock Mode
Max.
Min.
Max.
Unit
tBUF
Bus free time
4.7
1.3
μs
tHD;STA
Hold time in start condition
4.0
0.6
μs
tLOW
Hold time in SCL clock 0 status
4.7
1.3
μs
tR
SCL, SDA signals’ rising time
tHD;DAT
Data hold time
tHIGH
Hold time in SCL clock 1 status
1000
20 + 0.1 Cb
300
ns
0
0
0.9
μs
4.0
0.6
μs
fF
SCL, SDA signals’ falling time
tsu;DAT
Data setup time
250
100
ns
tsu;STA
Setup time in restart condition
4.7
0.6
μs
tsu;STO
Stop condition setup time
4.0
0.6
μs
300
20 + 0.1 Cb
300
ns
SDA
t HD;STA
t BUF
SCL
p
t LOW
t HD;STA
Figure 5.37
tR
tF
Sr
s
t HD;DTA
t HIGH
Multi-master I2C-bus
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 104 of 113
t su;DTA
t su;STA
t su;STO
p
M16C/5L Group, M16C/56 Group
5.6
5. Electrical Characteristics
Electrical Characteristics (K-Version, VCC = 3 V)
5.6.1
Electrical Characteristics
K-Version, VCC = 3 V
Table 5.73
Electrical Characteristics (1)
VCC = 3.0 to 3.6 V, VSS = 0 V at Topr = −40°C to 125°C, f(BCLK)=32MHz unless otherwise specified.
Symbol
VOH
Parameter
HIGH
Output
Voltage
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
HIGH Output Voltage
XOUT
HIGH Output Voltage
XCOUT
VOH
VOL
LOW
Output
Voltage
Measuring Condition
XOUT
LOW Output Voltage
XCOUT
VOL
Typ.
Max.
IOH = −1 mA
VCC−0.5
VCC
HIGH POWER
IOH = −0.1 mA
VCC−0.5
VCC
LOW POWER
IOH = −50 μA
VCC−0.5
VCC
HIGH POWER
With no load applied
2.5
LOW POWER
With no load applied
1.6
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
LOW Output Voltage
Standard
Min.
0.5
HIGH POWER
IOL = 0.1mA
0.5
LOW POWER
IOL = 50μA
0.5
With no load applied
0
LOW POWER
With no load applied
0
V
V
V
IOL = 1mA
HIGH POWER
Unit
V
V
V
Hysteresis
TA0IN to TA4IN, TB0IN to TB2IN, INT0
to INT5, NMI, ADTRG, CTS0 to CTS3,
SCL2, SDA2, CLK0 to CLK4, TA0OUT
to TA4OUT, KI0 to KI3, RXD0 to RXD4,
ZP, IDU, IDW, IDV, SD, INPC1_0 to
INPC1_7, CRX0
VT+-VT-
Hysteresis
RESET
1.8
V
VT+-VT-
Hysteresis
XIN
0.8
V
IIH
HIGH Input
Current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
XIN, RESET, CNVSS
VI = 3V
4.0
μA
IIL
LOW Input
Current
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
XIN, RESET, CNVSS
VI = 0V
−4.0
μA
RPULLUP
Pull-Up
Resistance
P0_0 to P0_7, P1_0 to P1_7, P2_0 to
P2_7, P3_0 to P3_7, P6_0 to P6_7,
P7_0 to P7_7, P8_0 to P8_7, P9_0 to
P9_3, P9_5 to P9_7, P10_0 to P10_7
VI = 0V
500
kΩ
RfXIN
Feedback Resistance XIN
VT+-VT-
RfXCIN
Feedback Resistance XCIN
VRAM
RAM Retention Voltage
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 105 of 113
1.8
At stop mode
50
2.0
100
V
3.0
MΩ
25
MΩ
V
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 3 V
Table 5.74
Electrical Characteristics (2)
Topr = −40°C to 125°C unless otherwise specified.
Symbol
ICC
Parameter
Power Supply Current
(VCC = 3.0 V to 3.6 V)
In single-chip mode, the
output pins are open and
other pins are VSS
Measuring Condition
f(BCLK) = 32MHz,
XIN = 8 MHz (square wave), PLL multiply-by-8
125-kHz on-chip oscillator operates
f(BCLK) = 20 MHz,
High speed mode
XIN = 20 MHz (square wave),
125-kHz on-chip oscillator operates
f(BCLK) = 16 MHz,
XIN = 16 MHz (square wave),
125-kHz on-chip oscillator operates
Main clock stops
40-MHz on-chip oscillator operates
125-kHz on-chip oscillator operates
40-MHz on-chip oscillator No division
mode
Main clock stops
40-MHz on-chip oscillator operates
125-kHz on-chip oscillator operates
Divide-by-8
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator 125-kHz on-chip oscillator operates
Divide-by-8
mode
FMR22 = FMR23 = 1 (Low-current consumption read
mode)
f(BCLK) = 32 kHz
On ROM
Low power mode
FMR22 = FMR23 = 1 (Low-current consumption read
mode)
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 25°C
Wait mode
Standard
Unit
Min. Typ. Max.
26
40
mA
19
28
mA
15
19
mA
28
5
160
mA
mA
500
μA
450
μA
20
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 105°C
80
μA
Main clock stops
40-MHz on-chip oscillator stops
125-kHz on-chip oscillator operates
Peripheral clock operates
Topr = 125°C
120
μA
Topr = 25°C
2
Topr = 105°C
60
Topr = 125°C
100
μA
μA
μA
During flash memory
program
f(BCLK) = 10 MHz, PM17 = 1 (one wait)
VCC = 3.0 V
20.0
mA
During flash memory
erase
f(BCLK) = 10 MHz, PM17 = 1 (one wait)
VCC = 3.0 V
30.0
mA
μA
μA
Stop mode
Idet2
Low Voltage Detection Dissipation Current
3
Idet0
Reset Area Detection Dissipation Current
6
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 106 of 113
12
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 3 V
5.6.2
Timing Requirements (Peripheral Functions and Others)
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.6.2.1
Reset Input (
Table 5.75
Reset Input (
Symbol
Input)
Input)
Standard
Parameter
Min.
RESET input low pulse width
tw(RSTL)
Max.
10
Unit
μs
RESET input
t w(RTSL)
Figure 5.38
5.6.2.2
Table 5.76
Reset Input (
External Clock Input
External Clock Input (XIN input) (1)
Symbol
tc
tw(H)
tw(L)
tr
tf
Input)
Standard
Min.
Max.
50
20
20
9
9
Parameter
External Clock Input Cycle Time
External Clock Input HIGH Pulse Width
External Clock Input LOW Pulse Width
External Clock Rise Time
External Clock Fall Time
Note:
1. The condition is VCC = 3.0V.
XIN input
tr
t w(H)
tf
t w(L)
tc
Figure 5.39
External Clock Input (XIN Input)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 107 of 113
Unit
ns
ns
ns
ns
ns
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.6.2.3
Table 5.77
Timer A Input
Timer A Input (Counter Input in Event Counter Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
150
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
60
ns
tw(TAL)
TAiIN Input LOW Pulse Width
60
ns
Table 5.78
Timer A Input (Gating Input in Timer Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
600
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
300
ns
tw(TAL)
TAiIN Input LOW Pulse Width
300
ns
Table 5.79
Timer A Input (External Trigger Input in One-shot Timer Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
300
ns
tw(TAH)
TAiIN Input HIGH Pulse Width
150
ns
tw(TAL)
TAiIN Input LOW Pulse Width
150
ns
Table 5.80
Timer A Input (External Trigger Input in Pulse Width Modulation Mode, Programmable
Output Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tw(TAH)
TAiIN Input HIGH Pulse Width
150
ns
tw(TAL)
TAiIN Input LOW Pulse Width
150
ns
tc(TA)
t w(TAH)
TAiIN input
t w(TAL)
tc(UP)
t w(UPH)
TAiOUT input
t w(UPL)
Figure 5.40
Timer A Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 108 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
Table 5.81
Timer A Input (Two-phase Pulse Input in Event Counter Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tc(TA)
TAiIN Input Cycle Time
2
μs
tsu(TAIN-TAOUT)
TAiOUT Input Setup Time
500
ns
tsu(TAOUT-TAIN)
TAiIN Input Setup Time
500
ns
Two-phase pulse input in event counter mode
tc(TA)
TAiIN input
tsu(TAIN-TAOUT)
tsu(TAIN-TAOUT)
tsu(TAOUT-TAIN)
TAiOUT input
tsu(TAOUT-TAIN)
Figure 5.41
Timer A Input (Two-Phase Pulse Input in Event Counter Mode)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 109 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.6.2.4
Table 5.82
Timer B Input
Timer B Input (Counter Input in Event Counter Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time (counted on one edge)
150
ns
tw(TBH)
TBiIN Input HIGH Pulse Width (counted on one edge)
60
ns
tw(TBL)
TBiIN Input LOW Pulse Width (counted on one edge)
60
ns
tc(TB)
TBiIN Input Cycle Time (counted on both edges)
300
ns
tw(TBH)
TBiIN Input HIGH Pulse Width (counted on both edges)
120
ns
tw(TBL)
TBiIN Input LOW Pulse Width (counted on both edges)
120
ns
Table 5.83
Timer B Input (Pulse Period Measurement Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time
600
ns
tw(TBH)
TBiIN Input HIGH Pulse Width
300
ns
tw(TBL)
TBiIN Input LOW Pulse Width
300
ns
Table 5.84
Timer B Input (Pulse Width Measurement Mode)
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(TB)
TBiIN Input Cycle Time
600
ns
tw(TBH)
TBiIN Input HIGH Pulse Width
300
ns
tw(TBL)
TBiIN Input LOW Pulse Width
300
ns
tc(TB)
t w(TBH)
TBiIN input
t w(TBL)
Figure 5.42
Timer B Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 110 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.6.2.5
Table 5.85
Timer S Input
Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)
Symbol
Standard
Min.
Max.
Parameter
Unit
tw(TSH)
P8_0 (A-phase), P8_1 (B-phase) Input HIGH Pulse Width
2
μs
tw(TSL)
P8_0 (A-phase), P8_1 (B-phase) Input LOW Pulse Width
2
μs
tsu(P8_0-P8_1)
P8_1 (B-phase) Input Setup Time
1
μs
tsu(P8_1-P8_0)
P8_0 (A-phase) Input Setup Time
1
μs
Two-phase pulse input in two-phase pulse signal processing mode
tw(TSH)
tw(TSL)
P8_0 (A-phase) input
tsu(P8_0-P8_1)
tsu(P8_0-P8_1)
tw(TSH)
tsu(P8_1-P8_0)
tw(TSL)
P8_1 (B-phase) input
tsu(P8_1-P8_0)
Note:
1. When the P8_0 (A-phase) and P8_1 (B-phase) phases are interchanged, tsu(P8_0-P8_1) and
tsu(P8_1-P8_0) are also interchanged.
Figure 5.43
Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 111 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
5.6.2.6
Table 5.86
Serial Interface
Serial Interface
Symbol
Standard
Parameter
Min.
Max.
Unit
tc(CK)
CLKi Input Cycle Time
300
ns
tw(CKH)
CLKi Input HIGH Pulse Width
150
ns
tw(CKL)
CLKi Input LOW Pulse Width
150
ns
td(C-Q)
TXDi Output Delay Time
th(C-Q)
TXDi Hold Time
tsu(D-C)
th(C-D)
160
ns
0
ns
RXDi Input Setup Time
100
ns
RXDi Input Hold Time
90
ns
tc(CK)
t w(CKH)
CLKi
t w(CKL)
th(C-Q)
TXDi
td(C-Q)
tsu(D-C)
th(C-D)
RXDi
Figure 5.44
5.6.2.7
Table 5.87
Serial Interface
External Interrupt
Input
Input
External Interrupt
Symbol
Standard
Parameter
Min.
Max.
Unit
tw(INH)
INTi Input HIGH Pulse Width
380
ns
tw(INL)
INTi Input LOW Pulse Width
380
ns
t w(INL)
INTi input
t w(INH)
Figure 5.45
External Interrupt
Input
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 112 of 113
M16C/5L Group, M16C/56 Group
5. Electrical Characteristics
K-Version, VCC = 3 V
Timing Requirements
(VCC = 3 V, VSS = 0 V, at Topr = −40°C to 125°C unless otherwise specified)
Table 5.88
Multi-master I2C-bus
Symbol
Standard Clock Mode
Parameter
Min.
High-speed Clock Mode
Max.
Min.
Max.
Unit
tBUF
Bus free time
4.7
1.3
μs
tHD;STA
Hold time in start condition
4.0
0.6
μs
tLOW
Hold time in SCL clock 0 status
4.7
1.3
μs
tR
SCL, SDA signals’ rising time
tHD;DAT
Data hold time
1000
20 + 0.1 Cb
300
ns
0
0
0.9
μs
4.0
0.6
μs
tHIGH
Hold time in SCL clock 1 status
fF
SCL, SDA signals’ falling time
tsu;DAT
Data setup time
250
100
ns
tsu;STA
Setup time in restart condition
4.7
0.6
μs
tsu;STO
Stop condition setup time
4.0
0.6
μs
300
20 + 0.1 Cb
300
ns
SDA
t HD;STA
t BUF
SCL
p
t LOW
t HD;STA
Figure 5.46
tR
tF
Sr
s
t HD;DTA
t HIGH
Multi-master I2C-bus
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 113 of 113
t su;DTA
t su;STA
t su;STO
p
REVISION HISTORY
Rev.
1.00
Date
Feb.08, 2010
Page
—
M16C/5L Group, M16C/56 Group Datasheet
Revision History
First Edition issued
All trademarks and registered trademarks are the property of their respective owners.
IEBus is a trademark of NEC Electronics Corporation.
A- 1
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes:
1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes
warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property
rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including,
but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass
destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws
and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this
document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document,
please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be
disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com )
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a
result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability
of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular
application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications
or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality
and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or
undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall
have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
(1) artificial life support devices or systems
(2) surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life
Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing
applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all
damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range,
movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages
arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain
rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage
caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and
malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software
alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as
swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products.
Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have
any other inquiries.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2010. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .7.2