RFFC5071A/2A

RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6GHz MIXER
Package: QFN, 32-Pin, 5mm x 5mm
RFFC5071A
RFFC5072A
Features





85MHz to 4200MHz LO
Frequency Range
Fractional-N Synthesizer with
Very Low Spurious Levels
Phase
det.
Synth
Phase
det.
Synth
Typical Step Size 1.5Hz
Fully Integrated Low Phase Noise
VCO and LO Buffers
Integrated Phase Noise
Ref.
divider
Ref.
divider
• 0.18° rms at 1GHz
• 0.52° rms at 3GHz




High Linearity RF Mixer(s)
30MHz to 6000MHz Mixer
Frequency Range
Input IP3 +23dBm
Mixer Bias Adjustable for Low
Power Operation

Full Duplex Mode (RFFC5071A)

2.7V to 3.3V Power Supply

Low Current Consumption

3- or 4-Wire Serial Interface
Applications

Wideband Radios

Distributed Antenna Systems

Diversity Receivers

Software Defined Radios

Frequency Band Shifters

Point-to-Point Radios

WiMax/LTE Infrastructure

Satellite Communications

Wideband Jammers

Remote Radio Heads
Functional Block Diagram
Product Description
The RFFC5071A and RFFC5072A are re-configurable frequency conversion devices
with integrated fractional-N phased locked loop (PLL) synthesizer, voltage controlled oscillator (VCO) and either one or two high linearity mixers. The fractional-N
synthesizer takes advantage of an advanced sigma-delta modulator that delivers
ultra-fine step sizes and low spurious products. The VCO features temperature compensation circuits that deliver stable performance across the operating temperature range of -40°C to +85°C. The PLL/VCO engine combined with an external loop
filter allows the user to generate local oscillator (LO) signals from 85MHz to
4200MHz. The LO signal is buffered and routed to the integrated RF mixers which
are used to up/down-convert frequencies ranging from 30MHz to 6000MHz. The
mixer bias current is programmable and can be reduced for applications requiring
lower power consumption. Both devices can be configured to work as signal
sources by bypassing the integrated mixers. Device programming is achieved via a
simple 3-wire serial interface. In addition, a unique programming mode allows up to
four devices to be controlled from a common serial bus. This eliminates the need
for separate chip-select control lines between each device and the host controller.
Up to six general purpose outputs are provided, which can be used to access internal signals (the LOCK signal, for example) or to control front end components. Both
devices operate with a 2.7V to 3.3V power supply.
Optimum Technology Matching® Applied
GaAs HBT
GaAs MESFET
InGaP HBT
SiGe BiCMOS
Si BiCMOS
SiGe HBT
GaAs pHEMT
Si CMOS
Si BJT
GaN HEMT
BiFET HBT
LDMOS
RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, PowerStar®, POLARIS™ TOTAL RADIO™ and UltimateBlue™ are trademarks of RFMD, LLC. BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RFMD. All other trade names, trademarks and registered trademarks are the property of their respective owners. ©2012, RF Micro Devices, Inc.
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
1 of 26
RFFC5071A/2A
Absolute Maximum Ratings
Parameter
Supply Voltage (VDD)
Input Voltage (VIN) any pin
Rating
Unit
-0.5 to +3.6
V
-0.3 to VDD + 0.3
V
+15
dBm
Operating Temperature Range
-40 to +85
°C
Storage Temperature Range
-65 to +150
°C
RF/IF mixer input power
Caution! ESD sensitive device.
Exceeding any one or a combination of the Absolute Maximum Rating conditions may
cause permanent damage to the device. Extended application of Absolute Maximum
Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.
The information in this publication is believed to be accurate and reliable. However, no
responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any
infringement of patents, or other rights of third parties, resulting from its use. No
license is granted by implication or otherwise under any patent or patent rights of
RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.
RFMD Green: RoHS compliant per EU Directive 2002/95/EC, halogen free
per IEC 61249-2-21, < 1000ppm each of antimony trioxide in polymeric
materials and red phosphorus as a flame retardant, and <2% antimony in
solder.
Parameter
Min.
Specification
Typ.
Max.
Unit
Condition
ESD Requirements
Human Body Model
Charge Device Model
2000
V
1500
V
DC Pins
All Pins
500
V
All Pins
Operating Conditions
Supply voltage (VDD)
2.7
Temperature (TOP)
-40
3.0
3.3
V
+85
°C
Logic Inputs/Outputs (VDD = Supply to DIG_VDD pin)
Input low voltage
-0.3
+0.5
V
Input high voltage
VDD / 1.5
VDD
V
Input low current
-10
+10
A
Input = 0V
Input high current
-10
+10
A
Input = VDD
Output low voltage
0
0.2*VDD
V
Output high voltage
0.8*VDD
VDD
Load resistance
10
V
kΩ
Load capacitance
20
pF
GPO Drive Capability
Sink Current
20
mA
At VOL = +0.6V
Source Current
20
mA
At VOL = +2.4V
Output Impedance
25
Ω
106
mA
Low current, MIX_IDD=1, one mixer enabled.
132
mA
High linearity, MIX_IDD=6, one mixer enabled.
2
mA
Reference oscillator and bandgap only.
300
A
ENBL=0 and REF_STBY=0
Static
Supply Current (IDD) with 1GHz LO
Standby
Power Down Current
Mixer 1/2 (Mixer output driving 4:1 balun)
Gain
-2
dB
Not including balun losses
Noise Figure <3000MHz
10
dB
Low current setting
13
dB
High linearity setting
11
dB
Low current setting
15
dB
High linearity setting
Noise Figure <4000MHz
2 of 26
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Parameter
Min.
Specification
Typ.
Max.
Unit
Condition
Mixer 1/2 (Mixer output driving 4:1 balun) (continued)
IIP3
Input Port Frequency range
+10
dBm
Low current setting
+23
dBm
High linearity setting
30
Mixer input return loss
6000
MHz
4500
MHz
6000
MHz
10
Output port frequency range
30
dB
100Ω differential
Mixer 1/2 (Mixer output driving 1:1 balun)
Output Port Frequency Range
30
Gain
-7
dB
Not including balun losses
Reference Oscillator
External reference frequency
10
104
Reference divider ratio
1
7
External reference input level
500
800
MHz
1500
mVp-p
4200
MHz
AC-coupled
Synthesizer (PLL Closed Loop, 52MHz Reference)
Synthesizer Output Frequency
85
Phase detector frequency
52
Phase noise (LO = 1GHz)
Phase noise (LO = 2GHz)
Phase noise (LO = 3GHz)
Phase noise (LO = 4GHz)
MHz
-108
dBc/Hz
-107
dBc/Hz
100kHz offset
-135
dBc/Hz
1MHz offset
0.18
°
-102
dBc/Hz
10kHz offset
RMS integrated from 1kHz to 40MHz
10kHz offset
-101
dBc/Hz
100kHz offset
-130
dBc/Hz
1MHz offset
0.33
°
-98
dBc/Hz
RMS integrated from 1kHz to 40MHz
10kHz offset
-98
dBc/Hz
100kHz offset
-125
dBc/Hz
1MHz offset
0.52
°
-96
dBc/Hz
10kHz offset
RMS integrated from 1kHz to 40MHz
100kHz offset
-95
dBc/Hz
-124
dBc/Hz
0.67
°
RMS integrated from 1kHz to 40MHz
-214
dBc/Hz
Measured at 20kHz to 30kHz offset
2.5GHz LO frequency
-133
dBc/Hz
VCO3, LO Divide by 2
2.0GHz LO frequency
-134
dBc/Hz
VCO2, LO Divide by 2
1.5GHz LO frequency
-136
dBc/Hz
VCO1, LO Divide by 2
Normalized phase noise floor
1MHz offset
Voltage Controlled Oscillator
Open loop phase noise at 1MHz offset
Open loop phase noise at 10MHz offset
2.5GHz LO frequency
-149
dBc/Hz
VCO3, LO Divide by 2
2.0GHz LO frequency
-150
dBc/Hz
VCO2, LO Divide by 2
1.5GHz LO frequency
-151
dBc/Hz
VCO1, LO Divide by 2
External LO Input
LO Input Frequency Range
85
4200
MHz
LO Input Frequency Range
85
5400
MHz
LO Divide by 2
dBm
Driven from 50 Source Via a 1:1 Balun
External LO Input Level
DS140110
0
LO Divide by 1
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
3 of 26
RFFC5071A/2A
Pin Names and Descriptions
Pin
Name
Description
1
ENBL/GPO5 Device Enable pin (see note 1 and 2).
External local oscillator input (See note 4).
2
EXT_LO
3
EXT_LO_DEC Decoupling pin for external local oscillator (See note 4).
External bandgap bias resistor (See note 3).
4
REXT
5
ANA_VDD1 Analog supply. Use good RF decoupling.
Phase detector output. Low-frequency noise-sensitive node.
6
LFILT1
Loop filter op-amp output. Low-frequency noise-sensitive node.
7
LFILT2
VCO control input. Low-frequency noise-sensitive node.
8
LFILT3
9
MODE/GPO6 Mode select pin (See note 1 and 2).
Reference input. Use AC coupling capacitor.
10
REF_IN
11
NC
Connect to ground.
12
TM
Differential input 1 (see note 4). On RFFC5072A this pin is NC.
13
MIX1_IPN
Differential input 1 (see note 4). On RFFC5072A this pin is NC.
14
MIX1_IPP
15
GPO1/ADD1 General purpose output / MultiSlice address bit.
16
GPO2/ADD2 General purpose output / MultiSlice address bit.
17
MIX1_OPN Differential output 1 (see note 5). On RFFC5072A this pin is NC.
18
MIX1_OPP Differential output 1 (see note 5). On RFFC5072A this pin is NC.
Digital supply. Should be decoupled as close to the pin as possible.
19
DIG_VDD
Leave circuit open.
20
NC
21
NC
22
ANA_VDD2 Analog supply. Use good RF decoupling.
Differential input 2 (see note 4).
23
MIX2_IPP
Differential input 2 (see note 4).
24
MIX2_IPN
General purpose output / frequency control input.
25
GPO3/FM
26
GPO4/LD/DO General purpose output / Lock detect output / serial data out.
27
MIX2_OPN Differential output 2. (see note 5).
28
MIX2_OPP Differential output 2. (see note 5).
Chip reset (active low). Connect to DIG_VDD if asynchronous reset is not required.
29
RESETX
Serial interface select (active low) (See note 1).
30
ENX
Serial interface clock (see note 1).
31
SCLK
Serial interface data (see note 1).
32
SDATA
Ground reference, should be connected to PCB ground through a low impedance path.
Exposed paddle
Note 1: An RC low-pass filter could be used on this line to reduce digital noise.
Note 2: If the device is under software control this input can be configured as a general purpose output (GPO).
Note 3: Connect a 51K resistor from this pin to ground. This pin is sensitive to low frequency noise injection.
Note 4: DC voltage should not be applied to this pin. Use either an AC coupling capacitor as part of lumped element matching
network or a transformer (see application schematic).
Note 5: This pin must be connected to ANA_VDD2 using an RF choke or transformer (see application schematic).
4 of 26
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Theory of Operation
The RFFC5071A and RFFC5072A are wideband RF frequency converter chips which include a fractional-N synthesizer and a
low noise VCO core. The RFFC5071A has an LO signal multiplexer, two LO buffer circuits, and two RF mixers. The RFFC5072A
has a single LO buffer circuit and one RF mixer. Both devices have an integrated voltage reference and low drop out regulators
supplying critical circuit blocks such as the VCOs and synthesizer. Synthesizer programming, device configuration and control
are achieved through a mixture of hardware and software controls. All on-chip registers are programmed through a simple 3wire serial interface.
VCO
The VCO core in the RFFC5071A and RFFC5072A consists of three VCOs which, in conjunction with the integrated LO dividers
of /2 to /32, cover the LO range of 85MHz to 4200MHz. Each VCO has 128 overlapping bands which are used to achieve low
VCO gain and optimal phase noise performance across the whole tuning range. The chip automatically selects the correct VCO
(VCO auto-select) and VCO band (VCO coarse tuning) to generate the desired LO frequency based on the values programmed
into the PLL1 and PLL2 registers banks.
The VCO auto-select and VCO coarse tuning are triggered every time ENBL is taken high, or if the PLL re-lock self clearing bit is
programmed high. Once the correct VCO and band have been selected the PLL will lock onto the correct frequency. During the
band selection process, fixed capacitance elements are progressively connected to the VCO resonant circuit until the VCO is
oscillating approximately at the correct frequency. The output of this band selection, CT_CAL, is made available in the readback register. A value of 127 or 0 in this register indicates that the coarse tuning was unsuccessful, and this will also be indicated by the CT_FAILED flag also available in the read-back register. A CT_CAL value between 1 and 126 indicates a successful calibration, the actual value being dependent on the desired frequency as well as process variation for a particular device.
The band select process will center the VCO tuning voltage at about 0.8V, compensating for manufacturing tolerances and process variation as well as environmental factors including temperature. The VCOs have temperature compensation circuits so
the PLL will hold lock over the entire operating temperature range of -40°C to +85°C. This is true regardless of the temperature at which the VCO band selection is performed. The VCO gain is also held stable across temperature, maintaining consistent loop bandwidth and synthesizer phase noise.
The RFFC5071A and RFFC5072A feature a differential LO input to allow the mixer to be driven from an external LO source. The
fractional-N PLL can be used with an external VCO driven into this LO input, which may be useful to reduce phase noise in
some applications. This may also require an external op-amp, dependant on the tuning voltage required by the external VCO.
In the RFFC5071A the LO signal is routed to mixer 1, mixer 2, or both mixers depending on the state of the MODE pin (or MODE
bit if under software control) and the value of the FULLD bit. Setting FULLD high puts the device into Full Duplex mode and both
mixers are enabled.
Fractional-N PLL
The RFFC5071A and RFFC5072A contain a charge pump-based fractional-N phase locked loop (PLL) for controlling the three
VCOs. The PLL includes automatic calibration systems to counteract the effects of process and environmental variations,
ensuring repeatable loop response and phase noise performance. As well as the VCO auto-select and coarse tuning, there is a
loop filter calibration mechanism which can be enabled if required. This operates by adjusting the charge pump current to
maintain loop bandwidth. This can be useful for applications where the LO is tuned over a wide frequency range.
The PLL has been designed to use a reference frequency of between 10MHz and 104MHz from an external source, which is
typically a temperature controlled crystal oscillator (TCXO). A reference divider (divide by 1 to divide by 7) is supplied and
should be programmed to limit the frequency at the phase detector to a maximum of 52MHz.
Two PLL programming banks are provided, the first bank is preceded by the label PLL1 and the second bank is preceded by the
label PLL2. For the RFFC5071A these banks are used to program mixer 1 and mixer 2 respectively, and are selected automatically as the mixer is selected using MODE. For the RFFC5072A mixer 2 and register bank PLL2 are normally used.
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
5 of 26
RFFC5071A/2A
The VCO outputs are first divided down in a high frequency prescalar. The output of this high frequency prescalar then enters
the N divider, which is a fractional divider containing a dual-modulus prescaler and a digitally spur-compensated fractional
sequence generator. This allows very fine frequency steps and minimizes fractional spurs. The fractional energy is randomized
and appears as fractional noise at frequency offsets above 100kHz which will be attenuated by the loop filter. An external loop
filter is used, giving flexibility in setting loop bandwidth for optimizing phase noise and lock time, for example.
The synthesizer step size is typically 1.5Hz when using a 26MHz reference frequency. The exact step size for any reference and
LO frequency can be calculated using the following formula:
(FREF * P) / (R * 224 * LO_DIV)
Where FREF is the reference frequency, R is the reference division ratio, P is the prescalar division ratio, and LO_DIV is the LO
divider value.
Pin 26 (GPO4) can be configured as a lock detect pin. The lock status is also available in the read-back register. The lock detect
function is a window detector on the VCO tuning voltage. The lock flag will be high to show PLL lock which corresponds to the
VCO tuning voltage being within the specified range, typically 0.30V to 1.25V.
The lock time of the PLL will depend on a number of factors; including the loop bandwidth and the reference frequency at the
phase detector. This clock frequency determines the speed at which the state machine and internal calibrations run. A 52MHz
phase detector frequency will give fastest lock times, of typically <50secs when using the PLL re-lock bit.
Phase Detector and Charge Pump
The phase detector provides a current output to drive an active loop filter. The charge pump output current is set by the value
contained in the P1_CP_DEF and P2_CP_DEF fields in the loop filter configuration register. The charge pump current is given
by approximately 3A/bit, and the fields are 6 bits long. This gives default value (31) of 93A and maximum value (63) of
189A.
If the automatic loop bandwidth calibration is enabled the charge pump current is set by the calibration algorithm based upon
the VCO gain.
The phase detector will operate with a maximum input frequency of 52MHz.
Loop Filter
The active loop filter is implemented using the on-chip low noise op-amp with external resistors and capacitors. The internal
configuration of the chip is shown below with the recommended active loop filter. The op-amp gives a tuning voltage range of
typically +0.1V to +2.4V. The recommended loop filter shown is designed to give the lowest integrated phase noise for reference frequencies of between 26MHz and 52MHz. The external loop filter gives the flexibility to optimize the loop response for
any particular application and combination of reference and VCO frequencies.
8p2
LFILT1
180p
22K
LFILT2
470R
330p
+1.1V
6 of 26
470R
LFILT3
330p
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
External Reference
The RFFC5071A and RFFC5072A have been designed to use an external reference such as a TCXO. The typical input will be a
0.8Vp-p clipped sine wave, which should be AC-coupled into the reference input. When the PLL is not in use, it may be desirable to turn off the internal reference circuits, by setting the REFSTBY bit low, to minimize current draw while in standby mode.
On cold start, or if REFSTBY is programmed low, the reference circuits will need a warm-up period. This is set by the SU_WAIT
bits. This will allow the clock to be stable and immediately available when the ENBL bit is asserted high, allowing the PLL to
assume normal operation.
If the current consumption of the reference circuits in standby mode, typically 2mA, is not critical, then the REFSTBY bit can be
set high. This allows the fastest startup and lock time after ENBL is taken high.
Wideband Mixer
The mixers are wideband, double-balanced Gilbert cells. They support RF/IF frequencies from 30MHz up to 6000MHz. Each
mixer has an input port and an output port that can be used for either IF or RF (in other words, for up- or down-conversion). The
mixer current can be programmed to between about 15mA and 45mA depending on linearity requirements. The majority of the
mixer current is sourced through the output pins via either a center-tapped balun or an RF choke in the external matching circuitry to the supply.
The RF mixer input and output ports are differential and require baluns and simple matching circuits optimized to the specific
application frequencies. A conversion gain of approximately -2dB (not including balun losses) is achieved with 100 differential input impedance, and the outputs driving 200 differential load impedance. Increasing the mixer output load increases
the conversion gain.
The mixer has a broadband common gate input. The input impedance is dominated by the resistance set by the mixer 1/gm
term, which is inversely proportional to the mixer current setting. The resistance will be approximately 85 at the default mixer
current setting (100). There is also some shunt capacitance at the mixer input, and the inductance of the bond wires (about
0.5nH on each pin) to consider at higher frequencies. The following diagram is a simple model of the mixer input impedance:
0.5nH
RFFC507xA
Mixer Input
0.5pF
Rin
Typ 85
0.5nH
The mixer output is high impedance, consisting of approximately 2k resistance in parallel with some capacitance, approximately 1pF dependent on PCB layout. The mixer output does not require a conjugate matching network. It is a constant current
output which will drive a real differential load of between 50Ω and 500Ω, typically 200Ω. Since the mixer output is a constant
current source, a higher resistance load will give higher output voltage and gain. A shunt inductor can be used to resonate with
the mixer output capacitance at the frequency of interest. This inductor may not be required at lower frequencies where the
impedance of the output capacitance is less significant. At higher output frequencies the inductance of the bond wires (about
0.5nH on each pin) becomes more significant. Above about 4500MHz, it is beneficial to lower the output load to 50 to minimize the effect of the ouput capacitance. The following diagram is a simple model of the mixer output:
0.5nH
1K
RFFC507xA
Mixer Output
1pF
1K
DS140110
0.5nH
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
7 of 26
RFFC5071A/2A
The RFFC5071A mixer layout and pin placement has been optimized for high mixer-to-mixer isolation of greater than 60dB. The
mixers can be set up to operate in half duplex mode (1 mixer active) or full duplex mode (both mixers active). This selection is
done via control of MODE and by setting the FULLD bit. When in full duplex mode, either PLL register bank can be used, the LO
signal is routed to both mixers.
Mode
FULLD
Active PLL
Active
Register Bank Mixer
LOW
0
1
HIGH
0
2
1
2
LOW
1
1
1 and 2
HIGH
1
2
1 and 2
Serial Interface
All on-chip registers in the RFFC5071A and RFFC5072A are programmed using a proprietary 3-wire serial bus which supports
both write and read operations. Synthesizer programming, device configuration, and control are achieved through a mixture of
hardware and software controls. Certain functions and operations require the use of hardware controls via the ENBL, MODE,
and RESETB pins in addition to programming via the serial bus. Alternatively there is the option to control the chip completely
via the serial bus.
The serial data interface can be configured for 4-wire operation by setting the 4WIRE bit in the SDI_CTRL register high. Then
pin 26 is used as the data out pin, and pin 32 is the serial data in pin.
Hardware Control
Three hardware control pins are provided: ENBL, MODE, and RESETB.
The ENBL pin has two functions: to enable the analog circuits in the chip and to trigger the VCO auto-selection and coarse tuning mechanisms. The VCO auto-selection and coarse tuning is initiated when the ENBL pin is taken high. Every time the frequency of the synthesizer is reprogrammed, ENBL has to be asserted high to initiate these mechanisms and then to initiate the
PLL locking. Alternatively following the programming of a new frequency the PLL re-lock self clearing bit could be used.
The RESETB pin is a hardware reset control that will reset all digital circuits to their startup state when asserted low. The device
includes a power-on-reset function, so this pin should not normally be required, in which case it should be connected to the
positive supply.
The MODE pin controls which mixer(s) and PLL programming register bank is active.
Serial Data Interface Control
The normal mode of operation uses the 3-wire serial data interface to program the device registers, and three extra hardware
control lines: MODE, ENBL and RESETB.
When the device is under software control, achieved by setting the SIPIN bit in the SDI_CTRL register high, then the hardware
can be controlled via the SDI_CTRL register. When this is the case, the three hardware control lines are not required. If the
device is under software control, pins 1 and 9 can be configured as general purpose outputs (GPO).
8 of 26
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Multi-Slice Mode
ENX
SDATA
SCLK
Slice2
(0)
Slice2
(1)
A1 A2
A1 A2
Slice2
(2)
Slice2
(3)
A1 A2
Vdd
A1 A2
Vdd
Vdd
Vdd
The Multi-Slice mode of operation allows up to four chips to be controlled from a common serial bus. The device address pins
(15 and 16) ADD1 and ADD2 are used to set the address of each part.
On power up, and after a reset, the devices ignore the address pins ADD1 and ADD2 and any data presented to the serial bus
will be programmed into all the devices. However, once the ADDR bit in the SDI_CTRL register is set, each device then adopts
an address according to the state of the address pins on the device.
General Purpose Outputs
The general purpose outputs (GPOs) can be controlled via the GPO register and will depend on the state of MODE since they
can be set in different states corresponding to either mixer path 1 or 2. For example, the GPOs can be used to drive LEDs or to
control external circuitry such as switches or low power LNAs.
Each GPO pin can supply approximately 20mA load current. The output voltage of the GPO high state will drop with increased
current drive by approximately 25mV/mA. Similarly the output voltage of the GPO low state will rise with increased current,
again by approximately 25mV/mA.
External Modulation
The RFFC5071A and RFFC5072A fractional-N synthesizer can be used to modulate the frequency of the VCO. There are two
dedicated registers, EXT_MOD and FMOD, which can be used to configure the device as a modulator. It is possible to modulate
the VCO in two ways:
1.Binary FSK
The MODSETUP bits in the EXT_MOD register are set to 11. GPO3 is then configured as an input and used to control the signal
frequency. The frequency deviation is set by the MODSTEP and MODULATION bits in the EXT_MOD and FMOD registers respectively.
The modulation frequency is calculated according to the following formula:
F MOD = 2
MODSTEP
 F PD   MODULATION   2
16
Where MODULATION is a 2's complement number and FPD is the phase detector frequency.
2.Continuous Modulation
The MODSETUP bits in the EXT_MOD register are set to 01. The frequency deviation is set by the MODSTEP and MODULATION
bits in the EXT_MOD and FMOD registers respectively. The VCO frequency is then changed by writing a new value into the MODULATION bits, the VCO frequency is instantly updated. An arbitrary frequency modulation can then be performed dependant
only on the rate at which values are written into the FMOD register.
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
9 of 26
RFFC5071A/2A
The modulation frequency is calculated according to the following formula:
F MOD = 2
MODSTEP
 F PD   MODULATION   2
16
Where MODULATION is a 2's complement number and FPD is the phase detector frequency.
Programming Information
The RFFC5071A and RFFC5072A share a common serial interface and control block. Please refer to the Register Maps and
Programming Guide which are available for download from http://rfmd.com/products/IntSynthMixer/.
Evaluation Boards
Evaluation boards for RFFC5071A and RFFC5072A are provided as part of a design kit, along with the necessary cables and
programming software tool to enable full evaluation of the device. Design kits can be ordered from www.rfmd.com or from local
RFMD sales offices and authorized sales channels. For ordering codes please see “Ordering Information” on page 26.
For further details on how to set up the design kits go to http://rfmd.com/products/IntSynthMixer/.
The standard evaluation boards are configured with 3.7GHz ceramic baluns on the RF ports and wideband transformers on the
IF ports. On the RFFC5071A evaluation board, mixer 1 is configured for down-conversion and mixer 2 is configured for up-conversion. On the RFFC5072A evaluation board, mixer 2 is configured for down conversion.
10 of 26
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Detailed Functional Block Diagram
+3V
OP2
RFXF8553
4:1 Balun
RFXF9503
1:1 Balun
Ext LO
Mux
Mixer 2
Prescaler
Sequence
generator
N
divider
Charge
pump
ENX
SDATA
SCLK
Control
3-Wire
Serial
Bus
RESET
/2n
[n=1..5]
Phase
detector
Reference
divider
MODE
ENBL
+3V
Biasing
& LDOs
Loop
Filter
Control
Lines
IP2
51K
+3V
OP1
Mixer 1
GPO
RFXF8553
4:1 Balun
Lock
Flag
IP1
XO
RFXF9503
1:1 Balun
RFFC5071A Only
Note: Wideband transmission line transformer baluns shown above for operation to ~2.5GHz. Substitute baluns for higher frequency applications as required.
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
11 of 26
RFFC5071A/2A
RFFC5071A Pin Out
26
GPO3/FM 25
GPO4/LD/DO
MIX2_OPP 28
MIX2_OPN 27
ENX 30
RESETX 29
SCLK 31
SDATA 32
1
24 MIX2_IPN
EXT_LO 2
23 MIX2_IPP
ENBL/GPO5
EXT_LO_DEC 3
22 ANA_VDD2
REXT
4
21 NC
ANA_VDD1
5
LFILT1
6
19 DIG_VDD
LFILT2
7
18 MIX1_OPP
LFILT3
8
17 MIX1_OPN
Exposed
paddle
20 NC
16 GPO2/ADD2
15 GPO1/ADD1
14 MIX1_IPP
13 MIX1_IPN
12 TM
11 NC
9 MODE/GPO6
10 REF_IN
RFFC5072A Pin Out
26
GPO3/FM 25
GPO4/LD/DO
MIX_OPP 28
MIX_OPN 27
ENX 30
RESETX 29
SCLK 31
SDATA 32
1
24 MIX_IPN
EXT_LO 2
23 MIX_IPP
ENBL/GPO5
EXT_LO_DEC 3
22 ANA_VDD2
REXT
4
ANA_VDD1
5
LFILT1
6
19 DIG_VDD
LFILT2
7
18 NC
LFILT3
8
17 NC
20 NC
16 GPO2/ADD2
15 GPO1/ADD1
14 NC
13 NC
12 TM
11 NC
9 MODE/GPO6
10 REF_IN
12 of 26
21 NC
Exposed
paddle
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
L FIL T 2
L FIL T 1
C9
180pF
R3
22K
C8
8.2pF
R2 470R
C10
330pF
R6 470R
Loop Filter
C34
10nF
VDD A1
E NBL
SDA T A
SCL K
E NX
RE SE TX
MODE
470R
R3 2
VDD A2
C43
10nF
C17
330pF
L FIL T 3
C5
33pF
51K
R1
C35
33pF
7
8
L FIL T 2
L FIL T 3
VC
GND
C1
33pF
L FIL T 2
L FIL T 1
ANA_V DD1
RE XT
E XT _L O_DE C
E XT _L O
E NBL
L FIL T 3
VC C
OUT
VC TC XO
R9
470R
1
2
U2
C36
33pF
6
L FIL T 1
5
4
3
2
1
C13
33pF
M ODE
C44
10nF
4
3
9
C14
33pF
32
SDA T A
U1
R3 1
120R
VDD A2
C16
1nF
D1
GPIO2
GPIO1
MI X1 _IF_IO2N
MI X1 _IF_IO2P
DI G_V DD
NC
NC
ANA_V DD2
MI X2 _IF_IO2P
17
18
19
20
21
22
1
2
3
C3
33pF
T3
6
4
RFFC5071A Only
6
4
C23
100pF
100pF
C30
100pF
C29
6
4
50Ω
C26
100pF
50Ω
50Ω
50Ω
C27
100pF
C19
10nF
C24
100pF
C20
100pF
C21
100pF
VDD D
6
4
RF XF 8553
C28
100pF
1
2
3
RF XF 9503
RF _IP1_P 3 T 4
2
RF _IP1_N 1
RF _OP1_N
VDD A2
C18
10nF
VDD A2
RF XF 9503
3 T2
2
1
RF XF 8553
T1
100pF
RF _OP1_P
C2
33pF
23 RF _IP2_P
24 RF _IP2_N
L OCK DET E CT LED
GRE E N
MI X2 _IF_IO2N
GPIO3
R2 5 220R
RF _OP2_P
RF _OP2_N
RFFC5071A_R FFC 5072A
+2.8V
10
X T A LN
11
TM
12
M I X 1_I O1N
13
C15
33pF
14
M I X 1_I O1P
31
SCL K
GPI O4
GPI O1
15
X T A LP
30
E NX
29
R E SET X
28
M I X 2_I O1N
27
M I X 2_I O1P
26
GPI O4
25
GPI O3
GND
33
GPI O2
16
RF _IP1
RF _OP1
1
1
1
1
J4
RF _IP1
RF _IP2
RF _OP2
2
C6
2
J3
RF _OP1
J2
RF _IP2
J1
RF _OP2
2
DS140110
2
VDD A2
RFFC5071A/2A
Wideband Application Schematic (<2.5GHz)
13 of 26
L FIL T 2
L FIL T 1
C9
180pF
R3
22K
C8
8.2pF
R2 470R
C10
330pF
R6 470R
Loop Filter
C34
10nF
VDD A1
E NBL
SDA T A
SCL K
E NX
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
MODE
470R
R3 2
VDD A2
C43
10nF
C17
330pF
L FIL T 3
C5
33pF
51K
R1
C35
33pF
C15
33pF
7
8
L FIL T 2
L FIL T 3
VC
GND
Y1
C1
33pF
31
L FIL T 2
L FIL T 1
ANA_V DD1
RE XT
E XT _L O_DE C
E XT _L O
E NBL
L FIL T 3
VC C
OUT
VC TC XO
R9
470R
1
2
C36
33pF
6
5
4
3
2
1
C13
33pF
L FIL T 1
C14
33pF
32
RE SE TX
C44
10nF
4
3
+2.8V
R3 1
120R
VDD A2
C16
1nF
MI X1 _IF_IO2N
MI X1 _IF_IO2P
DI G_V DD
NC
NC
ANA_V DD2
17
18
19
20
21
22
3
2
1
15pF
C30
15pF
T3
C23
100pF
6
4
RF _OP2
1
1
1
J4
RF _IP1
IF_OP1
IF_IP2
1
J3
IF_OP1
J2
IF_IP2
J1
RF _OP2
Mixer 1 Down Conversion Circuit
RF _IP1
50Ω
50Ω
C26
100pF
C27
100pF
C19
10nF
C24
100pF
50Ω
U3
JOHANSON
3700BL1 5B 050
VDD D
6
4
RF XF 8553
C28
100pF
1
2
3
RFFC5071A Only
RF _IP1_N
RF _IP1_P
IF_OP1_N
VDD A2
C29
C3
33pF
C18
10nF
VDD A2
50Ω
Mixer 2 Up Conversion Circuit
U2
JOHA NS ON
3700BL1 5B 200
RF XF 9503
3 T2
2
1
4
5
6
IF_OP1_P
C2
33pF
23 IF_IP2_P
24 IF_IP2_N
L OCK DET E CT LED
MI X2 _IF_IO2P
GPIO2
GPIO1
L1
3.3nH
GRE E N
MI X2 _IF_IO2N
RFFC5071A_RFFC5072A
U1
D1
GPIO3
R2 5 220R
RF _OP2_P
GND
SDA T A
10
30
E NX
X T A LN
11
TM
12
M I X 1_I O1N
13
M I X 1_I O1P
14
M ODE
9
SCL K
GPI O4
15
X T A LP
29
R E SET X
28
M I X 2_I O1N
27
M I X 2_I O1P
25
GPI O3
26
GPI O4
RF _OP2_N
3
2
1
4
5
6
GPI O1
16
VDD A2
2
GPI O2
33
2
2
14 of 26
2
C21
15pF
RFFC5071A/2A
Narrowband 3.7GHz Application Schematic
DS140110
RFFC5071A/2A
Typical Synthesizer Performance Characteristics
VDD = +3V and TA = +27°C unless stated.
Synthesizer Phase Noise
Synthesizer Phase Noise
3000MHz VCO Frequency, 26MHz Crystal Oscillator
3000MHz VCO Frequency, 52MHz Crystal Oscillator
-60.0
-60.0
3000MHz
-70.0
3000MHz
-70.0
1500MHz
-80.0
1500MHz
-80.0
-90.0
750MHz
Phase Noise (dBc/Hz)
Phase Noise (dBc/Hz)
750MHz
375MHz
187.5MHz
-100.0
93.75MHz
-110.0
-120.0
-130.0
-140.0
-90.0
375MHz
187.5MHz
-100.0
93.75MHz
-110.0
-120.0
-130.0
-140.0
-150.0
-150.0
-160.0
-160.0
1
10
100
1000
10000
100000
1
10
Offset Frequency (KHz)
1000
Synthesizer Phase Noise
Synthesizer Phase Noise
4000MHz VCO Frequency, 52MHz Crystal Oscillator
Phase Noise (dBc/Hz)
1000MHz
500MHz
250MHz
-100.0
2000MHz
-80.0
1000MHz
-90.0
4000MHz
-70.0
2000MHz
-80.0
125MHz
-110.0
-120.0
-130.0
-140.0
-90.0
500MHz
250MHz
-100.0
125MHz
-110.0
-120.0
-130.0
-140.0
-150.0
-150.0
-160.0
-160.0
1
10
100
1000
10000
100000
1
10
Offset Frequency (KHz)
100
1000
10000
100000
Offset Frequency (KHz)
Synthesizer Phase Noise
Synthesizer Phase Noise
5200MHz VCO Frequency, 26MHz Crystal Oscillator
5200MHz VCO Frequency, 52MHz Crystal Oscillator
-60.0
-60.0
2600MHz
-70.0
2600MHz
-70.0
1300MHz
-80.0
1300MHz
-80.0
650MHz
-90.0
650MHz
Phase Noise (dBc/Hz)
Phase Noise (dBc/Hz)
100000
-60.0
4000MHz
-70.0
325MHz
162.5MHz
-100.0
-110.0
-120.0
-130.0
-140.0
-90.0
325MHz
162.5MHz
-100.0
-110.0
-120.0
-130.0
-140.0
-150.0
-150.0
-160.0
-160.0
1
10
100
1000
Offset Frequency (KHz)
DS140110
10000
4000MHz VCO Frequency, 26MHz Crystal Oscillator
-60.0
Phase Noise (dBc/Hz)
100
Offset Frequency (KHz)
10000
100000
1
10
100
1000
10000
100000
Offset Frequency (KHz)
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
15 of 26
RFFC5071A/2A
Typical Synthesizer Performance Characteristics
VDD = +3V and TA = +27°C unless stated.
Synthesizer Phase Noise vs Temperature
Synthesizer Phase Noise vs Temperature
2000MHz LO Frequency, 26MHz TCXO
1500MHz LO Frequency, 26MHz TCXO
-60.0
-60.0
-40 Deg C
-70.0
-40 Deg C
-70.0
+25 Deg C
-80.0
+25 Deg C
-80.0
+85 Deg C
Phase Noise (dBc/Hz)
Phase Noise (dBc/Hz)
+85 Deg C
-90.0
-100.0
-110.0
-120.0
-130.0
-90.0
-100.0
-110.0
-120.0
-130.0
-140.0
-140.0
-150.0
-150.0
-160.0
-160.0
1.0
10.0
100.0
1000.0
10000.0
1.0
100000.0
10.0
Synthesizer Phase Noise vs Temperature
1000.0
10000.0
100000.0
Synthesiser RMS Integrated Phase Noise
2600MHz LO Frequency, 26MHz TCXO
Integration Bandwidth 1KHz to 40MHz
-60.0
RMS Integrated Phase Noise (Degrees)
1.0
-40 Deg C
-70.0
+25 Deg C
-80.0
+85 Deg C
Phase Noise (dBc/Hz)
100.0
Offset Frequency (KHz)
Offset Frequency (KHz)
-90.0
-100.0
-110.0
-120.0
-130.0
-140.0
-150.0
-160.0
0.9
26MHz TCXO
0.8
52MHz TCXO
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0.0
1.0
10.0
100.0
1000.0
Offset Frequency (KHz)
10000.0
100000.0
0
600
1200
1800
2400
3000
3600
4200
LO Frequency (MHz)
Note:
26MHz Crystal Oscillator: NDK ENA3523A
52MHz Crystal Oscillator: NDK ENA3560A
16 of 26
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Typical VCO Performance Characteristics
VDD = +3V and TA = +27°C unless stated.
VCO1 Frequency versus Kvco & CT_CAL
VCO Phase Noise
LO Divide by 2
With LO Divide by 1
35
-60.0
30
3500MHz VCO2
-80.0
120
3000MHz VCO1
-100.0
-110.0
100
CT_CAL
20
80
15
60
10
40
5
20
CT_CAL Word
-90.0
Kvco
25
Kvco (MHz/V)
Phase Noise (dBc/Hz)
140
4000MHz VCO2
-70.0
-120.0
-130.0
-140.0
-150.0
100.0
1000.0
10000.0
100000.0
1300
1400
1500
1700
1800
0
1900
VCO Frequency /2 (MHz)
Offset Frequency (KHz)
VCO2 Frequency versus Kvco & CT_CAL
VCO Phase Noise
LO Divide by 2
With LO Divide by 2
35
-60.0
2500MHz VCO3
-70.0
140
30
2000MHz VCO2
-80.0
120
1500MHz VCO1
-90.0
-100.0
-110.0
Kvco
25
Kvco (MHz/V)
Phase Noise (dBc/Hz)
1600
100
CT_CAL
20
80
15
60
10
40
5
20
CT_CAL Word
-160.0
10.0
0
1200
-120.0
-130.0
-140.0
-150.0
-160.0
10.0
100.0
1000.0
10000.0
0
1700
100000.0
1800
1900
2000
2100
2200
2300
0
2400
VCO Frequency /2 (MHz)
Offset Frequency (KHz)
VCO3 Frequency versus Kvco & CT_CAL
140
30
120
Kvco
25
100
CT_CAL
20
80
15
60
10
40
5
20
0
2200
2300
2400
2500
2600
2700
2800
2900
CT_CAL Word
Kvco (MHz/V)
LO Divide by 2
35
0
3000
VCO Frequency /2 (MHz)
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
17 of 26
RFFC5071A/2A
Typical Supply Current Performance Characteristics
VDD = +3V and TA = +27°C unless stated.
Total Supply Current versus LO Frequency
Total Supply Current versus Mixer Bias Setting
One Mixer Enabled, +3.0V Supply Voltage
One Mixer Enabled, LO Frequency = 1000MHz
170.0
150.0
160.0
140.0
-40 Deg C, +2.7V
150.0
-40 Deg C, +3.3V
130.0
+27 Deg C, +2.7V
+27 Deg C, +3.0V
120.0
+27 Deg C, +3.3V
+85 Deg C, +2.7V
110.0
+85 Deg C, +3.0V
Supply Current (mA)
Current (mA)
-40 Deg C, +3.0V
140.0
130.0
120.0
MIX_IDD = 1
110.0
MIX_IDD = 2
100.0
MIX_IDD = 3
MIX_IDD = 4
90.0
+85 Deg C, +3.3V
MIX_IDD = 5
100.0
MIX_IDD = 6
80.0
MIX_IDD = 7
70.0
90.0
1
2
3
4
5
6
0
7
500
1000
1500
2000
2500
3000
3500
4000
4500
LO Frequency (MHz)
Mixer Bias Current Setting (MIX_IDD)
RFFC5071A Typical Operang Current in mA in Full Duplex Mode
Both mixers enabled, LO Frequency of 1000MHz, +3V supply
MIX2_IDD
1
2
3
4
5
6
7
18 of 26
1
129
134
139
144
149
154
159
2
134
139
144
150
155
160
164
3
139
144
150
155
160
165
170
MIX1_IDD
4
144
150
155
160
165
170
175
5
149
155
160
165
170
175
180
6
154
160
165
170
175
180
185
7
159
165
170
175
180
185
190
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Typical RF Mixer1 Performance Characteristics
VDD = +3V and TA = +27°C unless stated. As measured on RFFC5071A wideband evaluation board.
See application schematic on page 13.
-40 Deg C, +2.7V
-40 Deg C, +3.0V
-40 Deg C, +3.6V
+27 Deg C, +2.7V
+27 Deg C, +3.0V
+27 Deg C, +3.6V
+85 Deg C, +2.7V
+85 Deg C, +3.0V
+85 Deg C, +3.6V
IF Output = 100MHz
0.0
-1.0
Conversion Gain (dB)
-2.0
-3.0
Mixer 1 Noise Figure versus Bias Current
LO Frequency = 1000MHz, IF Output = 100MHz
16.0
14.0
12.0
Noise Figure (dB)
Conversion Gain of Mixer 1
-4.0
-5.0
-6.0
10.0
-40 Deg C, +2.7V
-40 Deg C, +3.0V
8.0
-40 Deg C, +3.6V
+27 Deg C, +2.7V
6.0
+27 Deg C, +3.0V
-7.0
+27 Deg C, +3.6V
4.0
-8.0
+85 Deg C, +2.7V
+85 Deg C, +3.0V
2.0
-9.0
+85 Deg C, +3.6V
-10.0
400
0.0
600
800
1000
1200
1400
1600
1800
1
2000
RF Input Frequency (MHz)
14.0
12.0
12.0
10.0
Pin 1dB (dBm)
14.0
10.0
MIX_IDD = 1
MIX_IDD = 2
MIX_IDD = 3
8.0
7
-40 Deg C, +3.0V
-40 Deg C, +3.6V
+27 Deg C, +2.7V
4.0
+27 Deg C, +3.0V
MIX_IDD = 5
+27 Deg C, +3.6V
2.0
MIX_IDD = 6
+85 Deg C, +2.7V
MIX_IDD = 7
2.0
6
-40 Deg C, +2.7V
6.0
MIX_IDD = 4
4.0
5
LO Frequency = 1000MHz, IF Output = 100MHz
IF Output = 100MHz
Noise Figure (dB)
4
Mixer 1 Input Power for 1dB Compression
Mixer 1 Noise Figure versus Frequency
6.0
3
Mixer Bias Current Setting (MIX1_IDD)
16.0
8.0
2
+85 Deg C, +3.0V
0.0
+85 Deg C, +3.6V
0.0
500
-2.0
750
1000
1250
1500
1750
2000
1
3
4
5
6
7
Mixer Bias Current Setting (MIX1_IDD)
Mixer 1 Linearity Performance
Mixer 1 Input IP3 versus Bias Current
MIX_IDD = 5, +3.0V, IF Output = 100MHz
LO Frequency = 1000MHz, IF Output = 100MHz
30.0
30.0
25.0
25.0
25.0
20.0
20.0
15.0
15.0
10.0
10.0
5.0
5.0
5.0
0.0
2250
0.0
Input IP3 (dBm)
30.0
Pin 1dB (dBm)
IIP3 (dBm)
LO Frequency (MHz)
2
20.0
-40 Deg C, +2.7V
-40 Deg C, +3.0V
15.0
-40 Deg C, +3.6V
+27 Deg C, +2.7V
10.0
+27 Deg C, +3.0V
+27 Deg C, +3.6V
Input IP3
+85 Deg C, +2.7V
Pin 1dB
+85 Deg C, +3.0V
+85 Deg C, +3.6V
0.0
500
750
1000
1250
1500
1750
RF Input Frequency (MHz)
DS140110
2000
1
2
3
4
5
6
7
Mixer Bias Current Setting (MIX1_IDD)
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
19 of 26
RFFC5071A/2A
Typical RF Mixer 2 Performance Characteristics
VDD = +3V and TA = +27°C unless stated. As measured on RFFC5071A wideband evaluation board.
See application schematic on page 13.
IF Output = 100MHz
0.0
-1.0
Conversion Gain (dB)
-2.0
-3.0
-4.0
-5.0
-6.0
Mixer 2 Input IP3 versus Bias Current
LO Frequency = 1000MHz, IF Output = 100MHz
30.0
25.0
Input IP3 (dBm)
-40 Deg C, +2.7V
-40 Deg C, +3.0V
-40 Deg C, +3.6V
+27 Deg C, +2.7V
+27 Deg C, +3.0V
+27 Deg C, +3.6V
+85 Deg C, +2.7V
+85 Deg C, +3.0V
+85 Deg C, +3.6V
Conversion Gain of Mixer 2
20.0
-40 Deg C, +2.7V
-40 Deg C, +3.0V
15.0
-40 Deg C, +3.6V
+27 Deg C, +2.7V
10.0
-7.0
+27 Deg C, +3.0V
+27 Deg C, +3.6V
-8.0
+85 Deg C, +2.7V
5.0
+85 Deg C, +3.0V
-9.0
+85 Deg C, +3.6V
-10.0
400
0.0
600
800
1000
1200
1400
1600
1800
2000
1
2
RF Input Frequency (MHz)
Mixer 2 Noise Figure versus Frequency
5
6
7
Mixer 2 Noise Figure versus Bias Current
IF Output = 100MHz
LO Frequency = 1000MHz, IF Output = 100MHz
16.0
14.0
14.0
12.0
12.0
Noise Figure (dB)
Noise Figure (dB)
4
Mixer Bias Current Setting (MIX2_IDD)
16.0
10.0
MIX_IDD = 1
8.0
MIX_IDD = 2
MIX_IDD = 3
6.0
MIX_IDD = 4
MIX_IDD = 5
4.0
-40 Deg C, +2.7V
8.0
-40 Deg C, +3.0V
-40 Deg C, +3.6V
6.0
+27 Deg C, +2.7V
+27 Deg C, +3.0V
+85 Deg C, +2.7V
MIX_IDD = 7
2.0
10.0
4.0
MIX_IDD = 6
0.0
500
3
+85 Deg C, +3.0V
2.0
+85 Deg C, +3.6V
750
1000
1250
1500
1750
0.0
2000
1
LO Frequency (MHz)
2
3
4
5
6
7
Mixer Bias Current Setting (MIX2_IDD)
Mixer 2 Linearity Performance
Mixer 2 Input Power for 1dB Compression
MIX_IDD = 5, +3.0V, IF Output = 100MHz
LO Frequency = 1000MHz, IF Output = 100MHz
30.0
30.0
25.0
25.0
20.0
20.0
15.0
15.0
10.0
10.0
14.0
12.0
Pin 1dB (dBm)
Pin 1dB (dBm)
IIP3 (dBm)
10.0
8.0
-40 Deg C, +2.7V
-40 Deg C, +3.0V
6.0
-40 Deg C, +3.6V
+27 Deg C, +2.7V
4.0
+27 Deg C, +3.0V
+27 Deg C, +3.6V
2.0
5.0
+85 Deg C, +2.7V
5.0
Input IP3
Pin 1dB
+85 Deg C, +3.0V
0.0
+85 Deg C, +3.6V
0.0
500
750
1000
1250
1500
1750
RF Input Frequency (MHz)
20 of 26
2000
0.0
2250
-2.0
1
2
3
4
5
6
7
Mixer Bias Current Setting (MIX2_IDD)
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Typical Performance Characteristics of Both RF Mixers
VDD = +3V and TA = +27°C unless stated. As measured on RFFC5071A wideband evaluation board.
See application schematic on page 13.
Typical LO Leakage at Mixer Output
Mixer to Mixer Isolation in Full Duplex Mode
+3.0V Supply Voltage
LO = 915MHz & MIX_IDD = 4
0.0
100.0
Path 1, -40 Deg C
Path 1, +27 Deg C
-10.0
90.0
Path 2, -40 Deg C
Path 2, +27 Deg C
Isolation (dB)
LO Leakage (dBm)
Path 1, +85 Deg C
-20.0
Path 2, +85 Deg C
-30.0
-40.0
70.0
60.0
-50.0
-40 Deg C
25 Deg C
50.0
-60.0
-70.0
200
80.0
400
600
800
1000
1200
1400
1600
1800
2000
+85 Deg C
40.0
0
500
LO & RF Leakage at Mixer 1 Output
Level at Mixer 2 Output (dBm)
Level at Mixer 1 Output (dBm)
IF Output at 100MHz
RF Leakage
-40.0
-10.0
IF Output at 100MHz
LO Leakage (High Side)
-20.0
RF Leakage
-30.0
-40.0
-50.0
-50.0
600.0
800.0
1000.0
1200.0
RF Input Frequency (MHz)
DS140110
2500
RF Input Power 0dBm, MIX2_IDD = 4
-30.0
-60.0
400.0
2000
0.0
LO Leakage (High Side)
-20.0
1500
LO & RF Leakage at Mixer 2 Output
RF Input Power 0dBm, MIX1_IDD = 4
0.0
-10.0
1000
RF Input Frequency (MHz)
LO Frequency (MHz)
1400.0
1600.0
-60.0
400.0
600.0
800.0
1000.0
1200.0
1400.0
1600.0
RF Input Frequency (MHz)
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
21 of 26
RFFC5071A/2A
Typical Performance Characteristics at 3.7GHz
VDD = +3V and TA = +27°C unless stated. As measured on RFFC5071A 3.7GHz narrowband evaluation board.
Down conversion. See application schematic on page 14.
Conversion Gain of Mixer 1
-40 Deg C, +2.7V
Down Conversion with IF Output = 200MHz
-40 Deg C, +3.0V
30.0
+27 Deg C, +2.7V
-1.0
+27 Deg C, +3.0V
-2.0
25.0
+27 Deg C, +3.3V
+85 Deg C, +2.7V
-3.0
+85 Deg C, +3.0V
-4.0
+85 Deg C, +3.3V
-5.0
-6.0
Input IP3 (dBm)
Conversion Gain (dB)
Mixer 1 Input IP3 versus Bias Current
RF Frequency = 4000MHz, IF Output = 200MHz
-40 Deg C, +3.3V
0.0
20.0
-40 Deg C, +2.7V
-40 Deg C, +3.0V
15.0
-40 Deg C, +3.3V
+27 Deg C, +2.7V
10.0
-7.0
+27 Deg C, +3.0V
+27 Deg C, +3.3V
-8.0
+85 Deg C, +2.7V
5.0
+85 Deg C, +3.0V
-9.0
+85 Deg C, +3.3V
-10.0
3400
0.0
3500
3600
3700
3800
3900
4000
4100
1
4200
2
RF Input Frequency (MHz)
3
4
Mixer 1 Noise Figure versus Frequency
7
+3.0V Supply Voltage
0.0
-40 Deg C
16.0
-10.0
LO Leakage (dBm)
12.0
10.0
MIX_IDD = 1
8.0
MIX_IDD = 2
MIX_IDD = 3
6.0
MIX_IDD = 4
4.0
+27 Deg C
+85 Deg C
14.0
Noise Figure (dB)
6
Typical LO Leakage at Mixer 1 Output
IF Output = 200MHz
18.0
-20.0
-30.0
-40.0
MIX_IDD = 5
-50.0
MIX_IDD = 6
2.0
0.0
3400
5
Mixer Bias Current Setting (MIX1_IDD)
MIX_IDD = 7
3500
3600
3700
3800
3900
4000
4100
-60.0
3200
4200
3400
3600
3800
4000
4200
4400
RF Input Frequency (MHz)
LO Frequency (MHz)
Mixer 1 Linearity Performance
LO & RF Leakage at Mixer 1 Output
RF Input Power -10dBm, MIX1_IDD = 4
25.0
25.0
20.0
20.0
15.0
15.0
10.0
10.0
5.0
0.0
3400
Input IP3
3500
3600
3700
3800
3900
4000
RF Input Frequency (MHz)
22 of 26
Pin 1dB
4100
5.0
0.0
4200
-10.0
Level at Mixer 1 Output (dBm)
30.0
Pin 1dB (dBm)
IIP3 (dBm)
MIX_IDD = 5, +3.0V, IF Output = 200MHz
30.0
-20.0
-30.0
-40.0
IF Output at 200MHz
-50.0
LO Leakage (Low Side)
RF Leakage
-60.0
-70.0
-80.0
3400
3500
3600
3700
3800
3900
4000
4100
4200
RF Input Frequency (MHz)
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Typical Performance Characteristics at 3.7GHz
VDD = +3V and TA = +27°C unless stated. As measured on RFFC5071A 3.7GHz narrowband evaluation board.
Up conversion. See application schematic on page 14, L1 = 3.3nH.
Conversion Gain of Mixer 2
Mixer 2 Linearity Performance
Up Conversion with IF Input = 500MHz, L1= 3.3nH
MIX_IDD = 5, +3.0V, IF Input = 500MHz, L1 = 3.3nH
0.0
30.0
30.0
25.0
25.0
20.0
20.0
15.0
15.0
10.0
10.0
-2.0
-8.0
-10.0
-12.0
-40°C, +2.7V
+27°C, +2.7V
+85°C, +2.7V
-40°C, +3.0V
+27°C, +3.0V
+85°C, +3.0V
-40°C, +3.3V
+27°C, +3.3V
+85°C, +3.3V
5.0
-14.0
-16.0
2750
3000
3250
3500
3750
4000
4250
4500
Input IP3
0.0
3200
4750
3300
3400
3500
RF Output Frequency (MHz)
3600
3700
3900
4000
Mixer 2 Noise Figure versus Frequency
Mixer 2 Noise Figure versus Bias Current
Up Conversion with IF Input = 500MHz, L1 = 3.3nH
IF Input = 500MHz, RF Output = 4000MHz, L1= 3.3nH
20.0
20.0
18.0
18.0
16.0
16.0
14.0
14.0
12.0
10.0
8.0
6.0
MIX_IDD = 1
MIX_IDD = 2
MIX_IDD = 3
MIX_IDD = 4
MIX_IDD = 5
MIX_IDD = 6
8.0
6.0
4.0
2.0
2.0
3600
3800
0.0
4200
10.0
-40°C, +2.7V
-40°C, +3.3V
+27°C, +3.0V
+85°C, +2.7V
+85°C, +3.3V
MIX_IDD = 7
3400
4100
12.0
4.0
0.0
3200
3800
5.0
Pin 1dB
RF Output Frequency (MHz)
Noise Figure (dB)
Noise Figure (dB)
Pin 1dB (dBm)
-6.0
IIP3 (dBm)
Conversion Gain (dB)
-4.0
4000
4200
-40°C, +3.0V
+27°C, +2.7V
+27°C, +3.3V
+85°C, +3.0V
0.0
4400
1
2
RF Output Frequency (MHz)
3
4
5
6
7
Mixer Bias Current Setting (MIX2_IDD)
IF and LO Leakage at Mixer 2 Output
Typical LO Leakage at Mixer 2 Output
IF Input Power -10dBm, MIX_IDD = 4, L1 = 3.3nH
+3.0V Supply Voltage, MIX_IDD = 4, L1 = 3.3nH
-10.0
0.0
-40°C
-20.0
+27°C
-10.0
LO Leakage (dBm)
Level at Mixer 2 Output (dBm)
+85°C
-30.0
-40.0
-50.0
RF Output
LO Leakage (Low Side)
-40.0
-50.0
-70.0
3000
3200
3400
3600
3800
RF Output Frequency (MHz)
DS140110
-30.0
IF Leakage at 500MHz
-60.0
-80.0
2800
-20.0
4000
4200
4400
4600
-60.0
3600
3800
4000
4200
4400
4600
4800
5000
5200
LO Frequency (MHz)
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
23 of 26
RFFC5071A/2A
Typical Performance Characteristics at 3.7GHz
VDD = +3V and TA = +27°C unless stated. As measured on RFFC5071A 3.7GHz narrowband evaluation board.
Up conversion. See application schematic on page 14, L1 = 3.9nH.
Conversion Gain of Mixer 2
Mixer 2 Linearity Performance
Up Conversion with IF Input = 500MHz, L1= 3.9nH
MIX_IDD = 5, +3.0V, IF Input = 500MHz, L1= 3.9nH
0.0
30.0
30.0
25.0
25.0
20.0
20.0
15.0
15.0
10.0
10.0
-2.0
-8.0
-10.0
-40°C, +2.7V
-12.0
-16.0
2750
3000
3250
+85°C, +2.7V
+85°C, +3.0V
+85°C, +3.3V
+27°C, +2.7V
+27°C, +3.0V
+27°C, +3.3V
-40°C, +3.0V
-40°C, +3.3V
-14.0
3500
3750
4000
4250
4500
5.0
Input IP3
0.0
3200
4750
3300
3400
RF Output Frequency (MHz)
3500
3600
3700
3800
Pin 1dB
3900
4000
Mixer 2 Noise Figure versus Frequency
Mixer 2 Noise Figure versus Bias Current
Up Conversion with IF Input = 500MHz, L1 = 3.9nH
IF Input = 500MHz, RF Output = 3700MHz, L1= 3.9nH
20.0
18.0
18.0
16.0
16.0
14.0
12.0
10.0
8.0
4.0
MIX_IDD = 1
MIX_IDD = 2
MIX_IDD = 3
MIX_IDD = 4
MIX_IDD = 5
MIX_IDD = 6
Noise Figure (dB)
20.0
6.0
4100
5.0
0.0
4200
RF Output Frequency (MHz)
Conversion Gain (dB)
Noise Figure (dB)
Pin 1dB (dBm)
-6.0
IIP3 (dBm)
Conversion Gain (dB)
-4.0
14.0
12.0
10.0
8.0
6.0
4.0
2.0
+85°C, +2.7V
+27°C, +2.7V
-40°C, +2.7V
MIX_IDD = 7
-40°C, +3.0V
+27°C, +3.0V
+85°C, +3.0V
-40°C, +3.3V
+27°C, +3.3V
+85°C, +3.3V
2.0
0.0
3200
3400
3600
3800
4000
4200
0.0
4400
1
2
RF Output Frequency (MHz)
3
4
5
6
7
Mixer Bias Current Setting (MIX2_IDD)
IF and LO Leakage at Mixer 2 Output
Typical LO Leakage at Mixer 2 Output
IF Input Power -10dBm, MIX_IDD = 4, L1 = 3.9nH
+3.0V Supply Voltage, MIX_IDD = 4, L1 = 3.9nH
-10.0
0.0
-40°C
-20.0
+27°C
-10.0
LO Leakage (dBm)
Level at Mixer 2 Output (dBm)
+85°C
-30.0
-40.0
-50.0
RF Output
LO Leakage (Low Side)
-70.0
-80.0
2800
-30.0
-40.0
IF Leakage at 500MHz
-60.0
-20.0
-50.0
3000
3200
3400
3600
3800
4000
4200
4400
4600
-60.0
3600
3800
4000
4200
4400
4600
4800
5000
5200
RF Output Frequency (MHz)
LO Frequency (MHz)
24 of 26
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110
RFFC5071A/2A
Package Drawing
QFN, 32-pin, 5mm x 5mm
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
25 of 26
RFFC5071A/2A
Ordering Information
26 of 26
RFFC5071A
Part Number
Description
Devices/Container
RFFC5071ASB
RFFC5071ASQ
RFFC5071ASR
RFFC5071ATR7
RFFC5071ATR13
DKFC5071A
32-pin QFN
32-pin QFN
32-pin QFN
32-pin QFN
32-pin QFN
Complete Design Kit (3.7GHz Baluns)
5-Piece sample bag
25-Piece sample bag
100-Piece reel
750-Piece reel
2500-Piece reel
1 Box
Part Number
Description
Devices/Container
RFFC5072ASB
RFFC5072ASQ
RFFC5072ASR
RFFC5072ATR7
RFFC5072ATR13
DKFC5072A
32-pin QFN
32-pin QFN
32-pin QFN
32-pin QFN
32-pin QFN
Complete Design Kit (3.7GHz Baluns)
5-Piece sample bag
25-Piece sample bag
100-Piece reel
750-Piece reel
2500-Piece reel
1 Box
RFFC5072A
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110