RENESAS HD74LVC2G53CLE

HD74LVC2G53
2–channel Analog Multiplexer/Demultiplexer
REJ03D0156–0300
Rev.3.00
Jul.07.2005
Description
The HD74LVC2G53 has 2–channel analog multiplexer/demultiplexer in an 8 pin package. Applications include signal
gating, chopping, modulation, or demodulation (modem), and signal multiplexing for analog to digital and digital to
analog conversion systems. Low voltage and high-speed operation is suitable for the battery powered products (e.g.,
notebook computers), and the low power consumption extends the battery life.
Features
•
•
•
•
•
The basic gate function is lined up as renesas uni logic series.
Supply voltage range: 1.65 to 5.5 V
Operating temperature range: –40 to +85°C
Control inputs: VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
Ordering Information
Part Name
Package Type
Package Code
(Previous Code)
SXBG0008KA-A
(TBS-8V)
SXBG0008KB-A
(TBS-8AV)
HD74LVC2G53CPE
WCSP-8 pin
HD74LVC2G53CLE
Package
Abbreviation
Taping Abbreviation
(Quantity)
CP
E (3,000 pcs/reel)
CL
Article Indication
Marking
Year code
Month code
E53YM
Function Table
Control inputs
INH
A
On channel
H
L
X
H
None
Y1
L
L
Y0
H : High level
L : Low level
X : Immaterial
Rev.3.00 Jul 07, 2005 page 1 of 11
HD74LVC2G53
Pin Arrangement
0.9 mm
GND
4
5
A
GND
3
6
Y1
INH
2
7
Y0
COM
1
8
VCC
1.9 mm
Height 0.5 mm
0.5 mm pitch
0.17 mm 8–Ball (CP)
0.23 mm 8–Ball (CL)
Pin#1 INDEX
(Bottom view)
(Top view)
Logic Diagram
A
INH
5
2
COM
1
O
C
7
I
O
Rev.3.00 Jul 07, 2005 page 2 of 11
C
I
6
Y0
Y1
HD74LVC2G53
Absolute Maximum Ratings
Item
Supply voltage range
Input voltage range *1
Output voltage range *1, 2
Input clamp current
Output clamp current
Continuous output current
Continuous current through
VCC or GND
Package Thermal impedance
Symbol
Ratings
Unit
VCC
VI
VO
IIK
IOK
IO
ICC or IGND
–0.5 to 6.5
–0.5 to 6.5
–0.5 to VCC +0.5
–50
–50
±50
±100
V
V
V
mA
mA
mA
mA
θja
140
102
–65 to 150
°C/W
Storage temperature
Notes:
Tstg
Test Conditions
Output : H or L
VI < 0
VO < 0
VO = 0 to VCC
CP
CL
°C
The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two
of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are
observed.
2. This value is limited to 5.5 V maximum.
Recommended Operating Conditions
Item
Supply voltage range
Input voltage range
Output voltage range
Input transition rise or fall rate
Symbol
Min
Max
Unit
VCC
VI
VO
∆t / ∆v
1.65
0
0
0
5.5
5.5
VCC
20
V
V
V
ns / V
Ta
0
0
–40
10
10
85
°C
Operating free-air temperature
Note: Unused or floating inputs must be held high or low.
Rev.3.00 Jul 07, 2005 page 3 of 11
Conditions
VCC = 1.65 to 1.95 V,
2.3 to 2.7 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
HD74LVC2G53
Electrical Characteristics
• Ta = –40 to 85°C
Item
Input voltage
Symbol
VCC (V)
Min
Typ
Max
Unit
—
—
—
—
VCC×0.35
VCC×0.3
VCC×0.3
VCC×0.3
30
20
17
13
120
30
20
15
7
5
3
2
±1.0
±0.1*1
V
Control input only.
Ω
IS = 4 mA
IS = 8 mA
IS = 24 mA
IS = 32 mA
IS = 4 mA
IS = 8 mA
IS = 24 mA
IS = 32 mA
IS = 4 mA
IS = 8 mA
IS = 24 mA
IS = 32 mA
VIH
1.65 to 1.95 VCC×0.65
2.3 to 2.7
VCC×0.7
3.0 to 3.6
VCC×0.7
4.5 to 5.5
VCC×0.7
VIL
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
13
10
8.5
6.5
86.5
23
13
8
—
—
—
—
—
—
Difference of
on-state resistance
between switches
∆RON
Off-state switch
leakage current
IS (OFF)
1.65 to 1.95
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
1.65
2.3
3.0
4.5
1.65
2.3
3.0
4.5
1.65
2.3
3.0
4.5
5.5
On-state switch
leakage current
IS (ON)
5.5
—
—
—
—
Control input
current
IIN
5.5
Quiescent
supply current
ICC
5.5
∆ICC
CIC
5.5
5.0
—
—
—
—
—
—
CI/O(OFF)
5.0
CI/O(ON)
5.0
—
—
—
On–state switch
resistance
Peak on resistance
Control input
capacitance
Switch terminal
capacitance
Note:
RON
RON(P)
1. Ta = 25°C
Rev.3.00 Jul 07, 2005 page 4 of 11
Test condition
VI=VCC or GND
VI=VCC to GND
VI=VCC to GND
µA
VI = VCC and VO = GND or
VI = GND and VO = VCC,
VINH = VIH
±1.0
±0.1*1
µA
—
—
—
—
—
3.5
±1.0
±0.1*1
10
1
1.0*
500
—
µA
VI = VCC or GND,
VINH = VIL
VO = Open
VIN = VCC or GND
µA
VIN = VCC or GND
µA
pF
VC = VCC–0.6 V
6.5
10
14.0
—
—
—
pF
Y
COM
HD74LVC2G53
Switching Characteristics
• VCC = 1.8 ± 0.15 V
Item
Propagation delay time*1
Symbol
tPLH, tPHL
Ta = –40 to 85°C
Min
Max

2.0
Unit
Test
Conditions
FROM
(Input)
TO
(Output)
CL = 30 pF, RL = 1.0 kΩ
COM or Yn Yn or COM
Enable time
tZH, tZL
3.3
9.0
CL = 30 pF, RL = 1.0 kΩ
INH
COM or Yn
Disable time
tHZ, tLZ
3.2
10.9
CL = 30 pF, RL = 1.0 kΩ
INH
COM or Yn
Enable time
tZH, tZL
2.9
10.3
CL = 30 pF, RL = 1.0 kΩ
A
Yn
Disable time
tHZ, tLZ
2.1
9.4
CL = 30 pF, RL = 1.0 kΩ
A
Yn
ns
• VCC = 2.5 ± 0.2 V
Item
Propagation delay time*1
Symbol
tPLH, tPHL
Ta = –40 to 85°C
Min
Max

1.2
Unit
ns
Test
Conditions
FROM
(Input)
TO
(Output)
CL = 30 pF, RL = 500 Ω
COM or Yn Yn or COM
Enable time
tZH, tZL
2.5
6.1
CL = 30 pF, RL = 500 Ω
INH
Disable time
tHZ, tLZ
2.3
9.3
CL = 30 pF, RL = 500 Ω
INH
COM or Yn
Enable time
tZH, tZL
2.1
7.2
CL = 30 pF, RL = 500 Ω
A
Yn
Disable time
tHZ, tLZ
1.4
7.9
CL = 30 pF, RL = 500 Ω
A
Yn
COM or Yn
• VCC = 3.3 ± 0.3 V
Item
Propagation delay time*1
Symbol
tPLH, tPHL
Ta = –40 to 85°C
Min
Max

0.8
Unit
ns
Test
Conditions
FROM
(Input)
TO
(Output)
CL = 50 pF, RL = 500 Ω
COM or Yn Yn or COM
Enable time
tZH, tZL
2.2
5.4
CL = 50 pF, RL = 500 Ω
INH
COM or Yn
Disable time
tHZ, tLZ
2.3
8.1
CL = 50 pF, RL = 500 Ω
INH
COM or Yn
Enable time
tZH, tZL
1.9
5.8
CL = 50 pF, RL = 500 Ω
A
Yn
Disable time
tHZ, tLZ
1.1
7.2
CL = 50 pF, RL = 500 Ω
A
Yn
• VCC = 5.0 ± 0.5 V
Item
Propagation delay time*1
Symbol
tPLH, tPHL
Ta = –40 to 85°C
Min
Max

0.6
Unit
ns
Test
Conditions
FROM
(Input)
TO
(Output)
CL = 50 pF, RL = 500 Ω
COM or Yn Yn or COM
Enable time
tZH, tZL
1.8
4.5
CL = 50 pF, RL = 500 Ω
INH
Disable time
tHZ, tLZ
1.6
8.0
CL = 50 pF, RL = 500 Ω
INH
COM or Yn
Enable time
tZH, tZL
1.3
5.4
CL = 50 pF, RL = 500 Ω
A
Yn
Disable time
tHZ, tLZ
1.0
5.0
CL = 50 pF, RL = 500 Ω
A
Yn
COM or Yn
Notes: 1. The propagation delay is calculated RC time constant of typical on-state resistance of the switch and the
specified load capacitance, when driven by an ideal voltage source (zero output impedance).
Rev.3.00 Jul 07, 2005 page 5 of 11
HD74LVC2G53
Analog Switch Characteristics
Ta = 25°C
Item
VCC (V)
1.65
2.3
3.0
4.5
1.65
2.3
3.0
4.5
1.65
Crosstalk
2.3
(between switches)
3.0
4.5
1.65
2.3
3.0
4.5
1.65
Crosstalk
(Control input to signal 2.3
output)
3.0
4.5
1.65
Feed through
2.3
attenuation
(Switch OFF)
3.0
4.5
1.65
2.3
3.0
4.5
1.65
Sine–wave distortion
2.3
3.0
4.5
1.65
2.3
3.0
4.5
Frequency response
(Switch ON)
Min
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Typ
35
120
190
215
>300
>300
>300
>300
–58
–58
–58
–58
–42
–42
–42
–42
35
50
70
100
–60
–60
–60
–60
–50
–50
–50
–50
0.1
0.025
0.015
0.01
0.15
0.025
0.015
0.01
Max
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Unit
FROM
(Input)
Test conditions
TO
(Output)
COM or Y Y or COM
MHz CL = 50 pF, Adjust fin voltage to
RL = 600 Ω obtain 0dBm at output
when fin is 1MHz (sine
wave).
CL = 5 pF, Increase fin frequency
RL = 50 Ω until the dB–meter
reads –3 dBm.
20 log(VO/VI)= –3 dBm
dB
COM
CL = 50 pF, Adjust fin voltage to
RL = 600 Ω obtain 0dBm at input
when fin is 1MHz (sine
wave).
Y
CL = 5 pF,
RL = 50 Ω
mV CL = 50 pF, Adjust RL value to
RL = 600 Ω obtain 0A at IIN/OUT
when fin is 1MHz
(square wave)
INH
dB
COM or Y Y or COM
CL = 50 pF, Adjust fin voltage to
RL = 600 Ω obtain 0dBm at input
when fin is 1MHz
(sine–wave)
COM or Y
CL = 5 pF,
RL = 50 Ω
%
CL = 50 pF,
VI=1.4VP–P, VCC=1.65V
kΩ
RL = 10 k
VI=2.0VP–P, VCC=2.3V
COM or Y Y or COM
fin = 1kHz
VI=2.5VP–P, VCC=3.0V
(sine–wave) VI=4.0VP–P, VCC=4.5V
CL = 50 pF,
RL = 10 kΩ
fin = 10kHz
(sine–wave)
Operating Characteristics
Ta = 25°C
Item
Power dissipation
capacitance
Symbol
VCC (V)
Min
Typ
Max
Unit
CPD
1.8
—
9
—
pF
2.5
—
10
—
3.3
—
10
—
5.0
—
12
—
Rev.3.00 Jul 07, 2005 page 6 of 11
Test Conditions
f = 10 MHz
HD74LVC2G53
Test Circuit
• RON
VCC
VA = VIL or VIH
VINH = VIL
VCC
Y0
COM (ON) or
Y1
GND
VIN =VCC
VOUT
IS
+
V
R ON =
VIN–OUT
IS
(Ω)
–
VIN–OUT
• I S (off), I S (on)
VCC
VCC
VA = VIL or VIH
VA = VIL or VIH
VINH = VIH
VINH = VIL
A
VIN =VCC
or GND
VCC
Y0
COM (OFF) Y1
GND
Rev.3.00 Jul 07, 2005 page 7 of 11
A
VOUT =GND
or VCC
VIN =VCC
or GND
VCC
Y0
COM (OFF) Y1
GND
VOUT
OPEN
HD74LVC2G53
Test Circuit (cont.)
VTT
RL
From Output
OPEN
S1
t PLH / tPHL
OPEN
t ZH / t HZ
GND
t ZL / t LZ
VTT
GND
RL
CL
TEST
S1
Load circuit
INPUTS
VCC (V)
1.8±0.15
2.5±0.2
3.3±0.3
5.0±0.5
VI
VCC
VCC
VCC
VCC
tr / tf
≤ 2 ns
≤ 2 ns
≤ 2.5 ns
≤ 2.5 ns
Vref
VTT
CL
RL
∆V
VCC / 2
VCC / 2
VCC / 2
VCC / 2
2 × VCC
2 × VCC
2 × VCC
2 × VCC
30 pF
30 pF
50 pF
50 pF
1.0 kΩ
500 Ω
500 Ω
500 Ω
0.15 V
0.15 V
0.3 V
0.3 V
VI
Vref
Input
Vref
t PLH
0V
t PHL
V OH
Output
Vref
Vref
V OL
VI
Control
Input
Vref
Vref
t ZL
0V
t LZ
VOH
Output
(Waveform – A)
Vref
VOL + ∆V
t ZH
t HZ
VOH – ∆V
Output
(Waveform – B)
V OL
V OH
Vref
VOL
Notes: 1. CL includes probe and jig capacitance.
2. Waveform–A is for an output with internal conditions such that the output is low except
when disabled by the output control.
3. Waveform–B is for an output with internal conditions such that the output is high except
when disabled by the output control.
4. All input pulses are supplied by generators having the following characteristics:
PRR ≤ 10MHz, Zo = 50 Ω.
5. The output are measured one at a time with one transition per measurement.
Rev.3.00 Jul 07, 2005 page 8 of 11
HD74LVC2G53
Frequency response (Switch ON)
VCC
VA = VIL or VIH
VINH = VIL
f in
0.1 µF VIN
RL = 50 Ω
f in = sine wave
VCC
Y0
COM (ON) Y1
GND
RL= 600 Ω
or 50 Ω
VOUT
CL = 50 pF or 5 pF
VCC /2
Crosstalk (Between any switches)
VA = VIL or VIH
VINH = VIL
f in
RL = 50 Ω
0.1 µF
RL = 600 Ω
or 50 Ω
COM VIN
VCC
VCC
(ON) Y0
GND
VOUT1
RL = 600 Ω
or 50 Ω
CL = 50 pF or 5 pF
VCC /2
VCC
VCC
(OFF) Y1
GND
VOUT2
RL = 600 Ω
or 50 Ω
VCC /2
Rev.3.00 Jul 07, 2005 page 9 of 11
CL = 50 pF or 5 pF
HD74LVC2G53
Crosstalk (Control input to signal output)
VA = VIL or VIH
RL =
50 Ω
VCC
VINH
VCC
COM
RL =
600 Ω
Y0
Y1
VOUT
RL =
600 Ω
GND
VCC /2
CL = 50 pF
VCC /2
Feedthrough attenuation (Switch OFF)
VCC
VA = VIL or VIH
VINH = VIL
f in
0.1 µF
VIN
RL =
50 Ω
VCC /2
VCC
Y0
COM (OFF) Y1
GND
RL =
600 Ω
or 50 Ω
VOUT
VCC /2
RL =
600 Ω
or 50 Ω
CL = 50 pF or 5 pF
Sine-wave distortion
VA = VIL or VIH
VCC
VINH = VIL
f in
10 µF
600 Ω
VIN
VCC
Y
COM (ON) Y0
1
GND
10 µF
RL =
10 k Ω
VCC /2
Rev.3.00 Jul 07, 2005 page 10 of 11
VOUT
CL = 50 pF
HD74LVC2G53
Package Dimensions
JEITA Package Code
S-XFBGA8-0.9x1.9-0.50
RENESAS Code
SXBG0008KA-A
Previous Code
TBS-8V
MASS[Typ.]
0.0014g
e
D
ZD
ZE
D
C
E
B
e
B
A
Reference
Symbol
1
2
Dimension in Millimeters
Min
Nom
Pin#1 index area
A
y1 C
A1
0.10
0.15
0.35
A2
8 × φb
0.15
b
φ× M C A B
φ× M C
C
0.17
D
0.90
E
1.90
e
0.50
x
JEITA Package Code
S-XFBGA8-0.9x1.9-0.50
RENESAS Code
SXBG0008KB-A
y
Previous Code
TBS-8AV
0.19
0.05
0.05
y
A
C
A2
y
A1
Seating plane
Max
0.50
A
0.20
1
ZD
0.20
ZE
0.20
MASS[Typ.]
0.0015g
e
D
ZD
ZE
D
C
E
B
e
B
A
Reference
Symbol
1
2
Pin#1 index area
A
y1 C
8 × φb
φ× M C A B
φ× M C
C
* Reference value.
Rev.3.00 Jul 07, 2005 page 11 of 11
A
C
A2
y
A1
Seating plane
Dimension in Millimeters
Min
Nom
Max
0.50
A
A1
0.155
0.185
(0.315) *
A2
0.20
b
0.25
0.90
D
E
1.90
e
0.50
x
0.05
y
0.05
y1
0.20
Z
D
0.20
Z
E
0.20
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
Technology Corp. or a third party.
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas T
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
improvements or other reasons. It is
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvement
distributor for the latest product
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distrib
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances
in which human life
ci
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
aerospace, nuclear, or undersea repeater
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerosp
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
materi
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license
from the Japanese government and
lic
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network"
http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> 2-796-3115, Fax: <82> 2-796-2145
Renesas Technology Malaysia Sdn. Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .3.0