Technical Data Sheet

SRC0
Smart push-button on/off controller with Smart Reset™ and
power-on lockout
Datasheet - production data
 Industrial operating temperature -40 to +85 °C
 Available in TDFN12 2 x 3 mm package
Applications
 Wearable
 Activity tracker
 Smartwatch
 Smartglasses
TDFN12
Features
 Operating voltage 1.6 V to 5.5 V
 Low standby current of 0.6 µA
 Adjustable Smart Reset™ assertion delay time
driven by external CSRD
 Power-up duration determined primarily by
push-button press
 Debounced PB and SR inputs
 PB and SR ESD inputs withstand voltage up to
±15 kV (air discharge) ±8 kV (contact
discharge)
 Active high or active low enable output option
(EN or EN) provides control of MOSFET, DCDC converter, regulator, etc.
 Secure startup, interrupt, Smart Reset™ or
power-down driven by push-button
 Precise 1.5 V voltage reference with 1%
accuracy
Table 1. Device summary
Device
RST
CSRD
PB / SR
EN or EN
INT
Startup process
SRC0
open drain(1)
3
3
push-pull
open drain(1)
PB must be held low until the
PSHOLD(2) confirmation
1. External pull-up resistor needs to be connected to open drain outputs.
2. For a successful startup, the PSHOLD (Power Supply Hold) needs to be pulled high within specific time, tON_BLANK.
May 2014
This is information on a product in full production.
DocID026008 Rev 2
1/48
www.st.com
Contents
SRC0
Contents
1
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2
Pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3
Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
4
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
5
Typical operating characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
6
Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
7
DC and AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
8
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
9
Product selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
10
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
2/48
DocID026008 Rev 2
SRC0
List of tables
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Operating and AC measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
DC and AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
TDFN12 (2 x 3 mm) package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Carrier tape dimensions for TDFN12 (2 x 3 mm) package . . . . . . . . . . . . . . . . . . . . . . . . . 45
SRC0 product selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
DocID026008 Rev 2
3/48
48
List of figures
SRC0
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
Figure 29.
Figure 30.
Figure 31.
Figure 32.
Figure 33.
Figure 34.
Figure 35.
Figure 36.
Figure 37.
Figure 38.
Figure 39.
Figure 40.
Figure 41.
Figure 42.
Figure 43.
4/48
Application hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Basic functionality (option with enable deassertion after long push) . . . . . . . . . . . . . . . . . . 6
Basic functionality (option with RST assertion after long push) . . . . . . . . . . . . . . . . . . . . . . 6
Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
TDFN12 pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Successful power-up on SRC0 (PB released prior to tON_BLANK expiration) . . . . . . . . . . . 14
Successful power-up on SRC0 (tON_BLANK expires prior to PB release) . . . . . . . . . . . . . . 15
Unsuccessful power-up on SRC0 (PB released prior to tON_BLANK) . . . . . . . . . . . . . . . . . 16
Unsuccessful power-up on SRC0 (tON_BLANK expires prior to PB release) . . . . . . . . . . . . 17
Successful power-up on SRC0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Unsuccessful power-up on SRC0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Power-up on STM660x with voltage dropout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
PB interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Long push, PB pressed first . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Long push, SR pressed first . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Invalid long push . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Long push (option with RST assertion). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Long push (option with enable deassertion) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Undervoltage detected for <tSRD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Undervoltage detected for >tSRD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
PBOUT output waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Supply current vs. temperature, normal state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Supply current vs. temperature, standby state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Supply current vs. supply voltage, normal state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Supply current vs. supply voltage, standby state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Threshold vs. temperature, VTH+ = 3.4 V (typ.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Threshold hysteresis vs. temperature, VHYST = 200 mV (typ.) . . . . . . . . . . . . . . . . . . . . . . 30
Debounce period vs. supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
CSRD charging current vs. temperature, VCC = 3.6 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Output low voltage vs. output low current, TA = 25 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Output high voltage vs. output high current, TA = 25 °C. . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Output voltage vs. supply voltage, IOUT = 1 mA, TA = 25 °C . . . . . . . . . . . . . . . . . . . . . . . 33
Input voltage vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Reference output voltage vs. temperature, VCC = 2.0 V. . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Reference output voltage vs. load current, VCC = 2.0 V, TA = 25 °C . . . . . . . . . . . . . . . . . 34
Reference output voltage vs. supply voltage, TA = 25 °C. . . . . . . . . . . . . . . . . . . . . . . . . . 35
Reference startup, IREF = 15 µF, TA = 25 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Reference response to steps on supply voltage, IREF = 15 µA, TA = 25 °C . . . . . . . . . . . . 36
Reference response to steps in load current, VCC = 3.6 V, TA = 25 °C . . . . . . . . . . . . . . . 37
TDFN12 (2 x 3 mm) package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
TDFN12 (2 x 3 mm) recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Carrier tape for TDFN12 (2 x 3 mm) package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
DocID026008 Rev 2
SRC0
1
Description
Description
The SRC0 devices monitor the state of connected push-button(s) as well as sufficient
supply voltage. An enable output controls power for the application through the MOSFET
transistor, DC-DC converter, regulator, etc. If the supply voltage is above a precise voltage
threshold, the enable output can be asserted by a simple press of the button. Factoryselectable supply voltage thresholds are determined by highly accurate and temperaturecompensated references. An interrupt is asserted by pressing the push-button during
normal operation and can be used to request a system power-down. The interrupt is also
asserted if undervoltage is detected. By a long push of one button (PB) or two buttons (PB
and SR) either a reset is asserted or power for the application is disabled depending on the
option used.
The device also offers additional features such as precise 1.5 V voltage reference with very
tight accuracy of 1%, separate output indicating undervoltage detection and separate output
for distinguishing between interrupt by push-button or undervoltage.
The device consumes very low current of 6 µA during normal operation and only 0.6 µA
current during standby.
The SRC0 is available in the TDFN12 package and is offered in several options among
features such as selectable threshold, hysteresis, timeouts, output types, etc.
Figure 1. Application hookup
DC-DC converter,
power MOSFET,
regulator, etc.
R1
LED
VCC
SRC0
PB OUT
I/O
VREF
SR
CSRD
VDD
NMI or INT
INT
(3)
(1)
R5
I/O
PS HOLD
PB
(1)
R4
RST
RST
VCC LO
GND
(1)
R3
EN (EN)
CREF
(2)
MCU
CPU
BASEBAND
CSRD
AM00246v5
1. A resistor is required for open drain output type only. A 10 k pull-up is sufficient in most applications.
2. Capacitor CREF is mandatory on VREF output (even if VREF is not used). Capacitor value of 1 µF is
recommended.
3. For the SRC0 the processor has to confirm the proper power-on during the fixed time period, tON_BLANK.
This failsafe feature prevents the user from turning on the system when there is a faulty power switch or an
unresponsive microprocessor.
DocID026008 Rev 2
5/48
48
Description
SRC0
Figure 2. Basic functionality (option with enable deassertion after long push)
INTERRUPT
(short push)
POWER-UP(1)
POWER-DOWN
(long push)
PB
SR
EN
INT
interrupt
interrupt
AM00243v1
1. For power-up the battery voltage has to be above VTH+ threshold.
Figure 3. Basic functionality (option with RST assertion after long push)
INTERRUPT
(short push)
POWER-UP(1)
POWER-DOWN
(long push)
PB
SR
RST
INT
interrupt
interrupt
AM00243bv1
1. For power-up the battery voltage has to be above VTH+ threshold.
Figure 4. Logic diagram
VCC
EN (EN)
RST
PB
SR
SRC0
INT
PSHOLD
PB OUT
CSRD
VCC LO
VREF
GND
AM00236v2
6/48
DocID026008 Rev 2
SRC0
Description
Table 2. Pin descriptions
Pin n°
Symbol
Function
1
VCC
Power supply input
2
SR
Smart Reset™ button input
3
VREF
4
PSHOLD
5
CSRD
6
PB
7
VCCLO
Output for high threshold comparator output (VTH+)
8
PBOUT
Status of PB push-button input
9
EN or EN
Enable output
10
RST
Reset output
11
INT
Interrupt output
12
GND
Precise 1.5 V voltage reference
PSHOLD input
Adjustable Smart Reset™ delay time input
Push-button input
Ground
Figure 5. TDFN12 pin connections
VCC
1
12
GND
SR
2
11
INT
VREF
3
10
RST
PSHOLD
4
9
EN (EN)
CSRD 5
8
PBOUT
7
VCC LO
PB
6
AM00245v1
DocID026008 Rev 2
7/48
48
Description
SRC0
Figure 6. Block diagram
VCC LO
VCC VCC
(1)
RPB
PB
(2)
RSR
EN (EN)
VCC
+
+
–
–
VTH+
RST
tREC
generator
PSHOLD
VTH–
Smart
logic
Glitch immunity
Edge detector debounce
(3)
RPSHOLD
INT
SR
Glitch immunity
Edge detector debounce
VREF
GND
SRD logic
PBOUT
1.5 V
CSRD
AM00237v3
1. Internal pull-up resistor connected to PB input (see Table 5 for precise specifications).
2. Optional internal pull-up resistor connected to SR input (see Table 5 for precise specifications).
3. Internal pull-down resistor is connected to PSHOLD input only during startup (see Figure 7, 8, 9, 10, 11, 12,
13, and 18).
8/48
DocID026008 Rev 2
SRC0
2
Pin descriptions
Pin descriptions
VCC - power supply input
VCC is monitored during startup and normal operation for sufficient voltage level. Decouple
the VCC pin from ground by placing a 0.1 µF capacitor as close to the device as possible.
SR - Smart Reset™ button input
This input is equipped with voltage detector with a factory-trimmed threshold and has ±8 kV
HBM ESD protection.
Both PB and SR buttons have to be pressed and held for tSRD period so the long push is
recognized and the reset is asserted (or the enable output is deasserted depending on the
option) - see Figure 13, 14, and 15.
Active low SR input is usually connected to GND through the momentary push-button (see
Figure 1) and it has an optional 100 k pull-up resistor. It is also possible to drive this input
using an external device with either open drain (recommended) or push-pull output. Open
drain output can be connected in parallel with push-button or other open drain outputs,
which is not possible with push-pull output. SR input is monitored for falling edge after
power-up and must not be grounded permanently.
VREF - external precise 1.5 V voltage reference
This 1.5 V voltage reference is specified with very tight accuracy of 1% (see Table 5). It has
proper output voltage as soon as the reset output is deasserted (i.e. after tREC expires) and
it is disabled when the device enters standby mode. A mandatory capacitor needs to be
connected to VREF output (even if VREF is not used). Capacitor value of 1 µF is
recommended.
PSHOLD input
This input is equipped with a voltage detector with a factory-trimmed threshold. It is used to
confirm correct power-up of the device (if EN or EN is not asserted) or to initiate a shutdown
(if EN or EN is asserted).
Forcing PSHOLD high during power-up confirms the proper start of the application and keeps
enable output asserted. Because most processors have outputs in high-Z state before
initialization, an internal pull-down resistor is connected to PSHOLD input during startup (see
Figure 7, 8, 9, 10, 11, 12, 13, and 18).
Forcing the PSHOLD signal low during normal operation deasserts the enable output (see
Figure 12). Input voltage on this pin is compared to an accurate voltage reference.
CSRD - Smart Reset™ delay time input
A capacitor to ground determines the additional time (tSRD) that PB with SR must be
pressed and held before a long push is recognized. The connected CSRD capacitor is
charged with ISRD current. Additional Smart Reset™ delay time tSRD ends when voltage on
the CSRD capacitor reaches the VSRD voltage threshold. It is recommended to use a low
ESR capacitor (e.g. ceramic). If the capacitor is not used, leave the CSRD pin open. If no
capacitor is connected, there is no tSRD and a long push is recognized right after tINT_Min
expires (see Figure 18 and 19).
DocID026008 Rev 2
9/48
48
Pin descriptions
SRC0
PB - power ON switch
This input is equipped with a voltage detector with a factory-trimmed threshold and has
± 8 kV HBM ESD protection.
When the PB button is pressed and held, the battery voltage is detected and EN (or EN) is
asserted if the battery voltage is above the threshold VTH+ during the whole tDEBOUNCE
period (see Figure 13).
A short push of the push-button during normal operation can initiate an interrupt through
debounced INT output (see Figure 14) and a long push of PB and SR simultaneously can
either assert reset output RST (see Figure 18) or deassert the EN or EN output (see
Figure 19) based on the option used.
Note:
A switch to GND must be connected to this input (e.g. mechanical push-button, open drain
output of external circuitry, etc.), see Figure 1. This ensures a proper startup signal on PB
(i.e. a transition from full VCC below specified VIL). PB input has an internal 100 k pull-up
resistor connected.
VCCLO - high threshold detection output
During power-up, VCCLO is low when VCC supply voltage is below the VTH+ threshold. After
successful power-up (i.e. during normal operation) VCCLO is low anytime undervoltage is
detected (see Figure 13).
Output type is active low and open drain by default. Open drain output type requires a pullup resistor. A 10 k is sufficient in most applications.
VCCLO is floating when SRC0 is in standby mode.
PBOUT - PB input state
If the push-button PB is pressed, the pin stays low during the tDEBOUNCE time period.
If PB is asserted for the entire tDEBOUNCE period, PBOUT will then stay low for at least
tINT_Min. If PB is asserted after tINT_Min expires, PBOUT will return high as soon as PB is
deasserted (see Figure 22). PBOUT ignores PB assertion during an undervoltage condition.
At startup on the SRC0 PBOUT will respond only to the first PB assertion and any other
assertion will be ignored until tON_BLANK expires. This output is active low and open drain by
default. Open drain output type requires a pull-up resistor. A 10 k is sufficient in most
applications.
10/48
DocID026008 Rev 2
SRC0
Pin descriptions
EN or EN - enable output
This output is intended to enable system power (see Figure 1). EN is asserted high after
a valid turn-on event has been detected and confirmed (i.e. push-button has been pressed
and held for tDEBOUNCE or more and VCC > VTH+ voltage level has been detected - see
Figure 13). EN is released low if any of the conditions below occur:
a)
the push-button is released before PSHOLD is driven high.
b)
PSHOLD is driven low during normal operation (see Figure 14).
c)
an undervoltage condition is detected for more than tSRD + tINT_Min + tDEBOUNCE
(see Figure 21).
d)
a long push of the buttons is detected (only for the device with option “EN
deasserted by long push” - see Figure 19) or PSHOLD is not driven high during
tON_BLANK after a long push of the buttons (only for the device with option “RST
asserted by long push” - see Figure 18).
Described logic levels are inverted in case of EN output. Output type is push-pull by default.
RST - reset output
This output pulls low for tREC:
a)
during startup. PB has been pressed (falling edge on the PB detected) and held
for at least tDEBOUNCE and VCC > VTH+ (see Figure 7, 8, 9, 10, 11, 12 and 13 for
more details).
b)
after long push detection (valid only for the device with option “RST asserted by
long push”). PB has been pressed (falling edge on the PB detected) and held for
more than tDEBOUNCE + tSRD (additional Smart Reset™ delay time can be adjusted
by the external capacitor CSRD) - see Figure 18.
Output type is active low and open drain by default. Open drain output type requires a pullup resistor. A 10 k is sufficient in most applications.
INT - interrupt output
While the system is under normal operation (PSHOLD is driven high, power for application is
asserted), the INT is driven low if:
a)
VCC falls below VTH- threshold (i.e. undervoltage is detected - see Figure 20 and
21).
b)
the falling edge on the PB is detected and the push-button is held for tDEBOUNCE
or more. INT is driven low after tDEBOUNCE and stays low as long as PB is held.
The INT signal is held high during power-up.
The state of the PBOUT output can be used to determine if the interrupt was caused by
either the assertion of the PB input, or was due to the detection of an undervoltage condition
on VCC.
INT output is asserted low for at least tINT_Min.
Output type is active low and open drain by default. Open drain output type requires a pullup resistor. A 10 k is sufficient in most applications.
GND - ground
DocID026008 Rev 2
11/48
48
Operation
3
SRC0
Operation
The SRC0 simplified smart push-button on/off controller with Smart Reset and power-on
lockout enables and disables power for the application depending on push-button states,
signals from the processor, and battery voltage.
Power-on
Because most of the processors have outputs in high-Z state before initialization, an internal
pull-down resistor is connected to PSHOLD input during startup (see Figure 7, 8, 9, 10, 11,
12, 13, and 18).
To power up the device the push-button PB has to be pressed for at least tDEBOUNCE and
VCC has to be above VTH+ for the whole tDEBOUNCE period. If the battery voltage drops
below VTH+ during the tDEBOUNCE, the counter is reset and starts to count again when VCC >
VTH+ (see Figure 13). After tDEBOUNCE the enable signal is asserted (EN goes high, EN
goes low), reset output RST is asserted for tREC and then the startup routine is performed by
the processor. During initialization, the processor sets the PSHOLD signal high.
On the SRC0 the PSHOLD signal has to be set high prior to push-button release and
tON_BLANK expiration, otherwise the enable signal is deasserted (EN goes low, EN goes
high) - see Figure 7, 8, 9, and 10. The time up to push-button release represents the
maximum time allowed for the system to power up and initialize the circuits driving the
PSHOLD input. If the PSHOLD signal is low at push-button release, the enable output is
deasserted immediately, thus turning off the system power. If tON_BLANK expires prior to
push-button release, the PSHOLD state is checked at its expiration. This safety feature
disables the power and prevents discharging the battery if the push-button is stuck or it is
held for an unreasonable period of time and the application is not responding (see Figure 8
and 10). PB status, INT status and VCC undervoltage detection are not monitored until
power-up is completed.
Push-button interrupt
If the device works under normal operation (i.e. PSHOLD is high) and the push-button PB is
pressed for more than tDEBOUNCE, a negative pulse with minimum tINT_Min width is
generated on the INT output. By connecting INT to the processor interrupt input (INT or
NMI) a safeguard routine can be performed and the power can be shut down by setting
PSHOLD low - see Figure 14.
Forced power-down mode
The PSHOLD output can be forced low anytime during normal operation by the processor
and can deassert the enable signal - see Figure 14.
Undervoltage detection
If VCC voltage drops below VTH- voltage threshold during normal operation, the INT output is
driven low (see Figure 20 and Figure 21).
If an undervoltage condition is detected for tDEBOUNCE + tINT_Min + tSRD, the enable output is
deasserted (see Figure 21).
Hardware reset or power-down while system not responding
12/48
DocID026008 Rev 2
SRC0
Operation
If the system is not responding and the system hangs, the PB and SR push-button can be
pressed simultaneously longer than tDEBOUNCE + tINT_Min + tSRD, and then
a)
either the reset output RST is asserted for tREC and the processor is reset (valid
only for the device with option “RST asserted by long push”) – see Figure 18
b)
or the power is disabled by EN or EN signal (valid only for the device with option
“EN deasserted by long push”) – see Figure 19
The tSRD is set by the external capacitor connected to the CSRD pin. SR input is monitored
for falling edge after power-up and must not be grounded permanently.
Standby
If the enable output is deasserted (i.e. EN is low or EN is high), the STM660x device enters
standby mode with low current consumption (see Table 5). In standby mode PB input is only
monitored for the falling edge. The external 1.5 V voltage reference is also disabled in
standby mode.
DocID026008 Rev 2
13/48
48
Waveforms
4
SRC0
Waveforms
Figure 7. Successful power-up on SRC0 (PB released prior to tON_BLANK expiration)
Push-button pressed and
PB connected to GND
processor
sets PSHOLD
PB released prior to t ON_BLANK
expiration
PSHOLD state detected as high
EN remains asserted
VCC undervoltage detection
ignored
PSHOLD
ignored
internal pull-down resistor
connected to PSHOLD input
PB(1)
PSHOLD(2)
EN(3)
RST
tDEBOUNCE
tREC
tON_BLANK
Note: INT signal is held high during power-up (i.e. until PB release in this case).
VCC is considered VCC > VTH+.
AM00247v3
1. PB detection on falling and rising edges.
2. Internal pull-down resistor 300 k is connected to PSHOLD input during power-up.
3. EN signal is high even after PB release, because processor sets PSHOLD signal high before PB is
released.
14/48
DocID026008 Rev 2
SRC0
Waveforms
Figure 8. Successful power-up on SRC0 (tON_BLANK expires prior to PB release)
processor
sets PSHOLD
Push-button pressed and
PB connected to GND
tON_BLANK expired prior to PB
release
PSHOLD state detected as high
EN remains asserted
PB released
VCC undervoltage detection
ignored
PSHOLD
ignored
internal pull-down resistor
connected to PSHOLD input
PB(1)
PSHOLD(2)
EN(3)
RST
tDEBOUNCE
tREC
tON_BLANK
Note: INT signal is held high during power-up (i.e. until tON_BLANK expires in this case).
VCC is considered VCC > VTH+.
AM00247bv2
1. PB detection on falling and rising edges.
2. Internal pull-down resistor 300 k is connected to PSHOLD input during power-up.
3. tON_BLANK expires prior to PB release so PSHOLD is checked at its expiration.
DocID026008 Rev 2
15/48
48
Waveforms
SRC0
Figure 9. Unsuccessful power-up on SRC0 (PB released prior to tON_BLANK)
PB released
PSHOLD state detected as low
EN deasserted
Push-button pressed and
PB connected to GND
VCC undervoltage detection
ignored
PSHOLD
ignored
internal pull-down resistor
connected to PSHOLD input
PB(1)
PSHOLD(2)
PB status
ignored
EN(3)
RST
tDEBOUNCE
tEN_OFF
tREC
tON_BLANK
Note: INT signal is held high during power-up (i.e. until PB release in this case).
VCC is considered VCC > VTH+.
AM00248v3
1. PB detection on falling and rising edges.
2. Internal pull-down resistor 300 k is connected to PSHOLD input during power-up.
3. EN signal goes low with PB release, because processor did not force PSHOLD signal high.
16/48
DocID026008 Rev 2
SRC0
Waveforms
Figure 10. Unsuccessful power-up on SRC0 (tON_BLANK expires prior to PB release)
tON_BLANK expired prior to PB release
PSHOLD state detected as low
EN is deasserted
Push-button pressed and
PB connected to GND
PB (1)
PB released
VCC undervoltage detection ignored
PB status
ignored
PSHOLD
ignored
internal pull-down resistor connected to
PSHOLD input
PSHOLD(2)
EN(3)
RST
tDEBOUNCE
tEN_OFF
tREC
tON_BLANK
Note: INT signal is held high during power-up (i.e. until tON_BLANK expires in this case).
VCC is considered VCC > VTH+.
AM00248bv2
1. PB detection on falling and rising edges.
2. Internal pull-down resistor 300 k is connected to PSHOLD input during power-up.
3. tON_BLANK expires prior to PB release so PSHOLD is checked at its expiration.
DocID026008 Rev 2
17/48
48
Waveforms
SRC0
Figure 11. Successful power-up on SRC0
tON_BLANK expires
processor
PSHOLD state detected as high
sets PSHOLD EN remains asserted
Push-button pressed and
PB connected to GND
PB
PB status and V CC undervoltage
detection ignored
(1)
PSHOLD ignored
(2)
PSHOLD
EN
internal pull-down resistor
connected to PSHOLD input
(3)
RST
t DEBOUNCE
t REC
t ON_BLANK
Note: INT signal is held high during power-up (i.e. until tON_BLANK expires in the case of the STM6601).
VCC is considered VCC > VTH+.
AM00250v2
1. PB detection on falling edge.
2. Internal pull-down resistor 300 k is connected to PSHOLD input during power-up.
3. PSHOLD signal is ignored during tON_BLANK. When tON_BLANK expires, the level of the PSHOLD signal is high
therefore the EN signal remains asserted.
18/48
DocID026008 Rev 2
SRC0
Waveforms
Figure 12. Unsuccessful power-up on SRC0
tON_BLANK expires
PSHOLD state detected as low Push-button pressed and
PB connected to GND
EN deasserted
Push-button pressed and
PB connected to GND
(1)
PB
PSHOLD ignored
(2)
PSHOLD
intenal pull-down resistor
connected to PSHOLD input
(3)
EN
RST
t
DEBOUNCE
t REC
Note: INT signal is held high during power-up (i.e. until tON_BLANK expires in the case of the STM6601).
VCC is considered VCC > VTH+.
AM00238v2
1. PB detection on falling edge.
2. Internal pull-down resistor 300 k is connected to PSHOLD input during power-up.
3. PSHOLD signal is ignored during tON_BLANK. When tON_BLANK expires, the level of the PSHOLD signal is not
high therefore the EN signal goes low. Even releasing the PB button after the tON_BLANK will not
prevent this.
DocID026008 Rev 2
19/48
48
Waveforms
SRC0
Figure 13. Power-up on STM660x with voltage dropout
Push-button pressed and
PB connected to GND
VCC goes above VTH+ and
tDEBOUNCE is counted again
VTH+
VTH–
VCC
VCC LO
VCC–Min
VCC
undervoltage
detected
VCC
drop
(1)
PB
(2)
PSHOLD
INT
internal pull-down resistor
connected to PSHOLD input
(3)
INT signal is held high during power-up
EN
RST
< t DEBOUNCE
t DEBOUNCE
tREC
< t ON_BLANK
AM00249v2
1. PB detection on falling and rising edges.
2. Internal pull-down resistor 300 k is connected to PSHOLD input during power-up.
3. INT signal is held high during power-up.
20/48
DocID026008 Rev 2
SRC0
Waveforms
Figure 14. PB interrupt
processor interrupt starts power-down sequence
processor sets PSHOLD low
Push-button pressed and
PB connected to GND
PB
and EN is deasserted
accordingly
PB status
ignored
(1)
PSHOLD
PB status
ignored
VCC undervoltage
detection ignored
t DEBOUNCE
t INT_Min
Note: VCC is considered VCC > VTH+.
tEN_OFF
AM00251v2
1. PB detection on falling edge.
DocID026008 Rev 2
21/48
48
Waveforms
SRC0
Figure 15. Long push, PB pressed first
Push-button tSRD starts to
SR is pressed be counted
Push-button
PB is pressed
PB
tSRD
tDEBOUNCE
set by CSRD
tDEBOUNCE
SR
INT
PB status
ignored
tINT_Min
AM00257v1
Figure 16. Long push, SR pressed first
Push-button
SR is pressed
PB
Push-button
PB is pressed
tSRD starts to
be counted
tDEBOUNCE
tSRD
SR
set by CSRD
INT
PB status
ignored
tINT_Min
AM00258v1
22/48
DocID026008 Rev 2
SRC0
Waveforms
Figure 17. Invalid long push
Push-button
PB is pressed
Push-button
SR is pressed
PB
tSRD starts to
be counted
Any rising edge will stop
tSRD to count regardless
of glitch immunity
tDEBOUNCE
< tSRD
SR
set by CSRD
INT
PB status
ignored
tINT_Min
AM00259v1
DocID026008 Rev 2
23/48
48
Waveforms
SRC0
Figure 18. Long push (option with RST assertion)
Push-button pressed
and PB connected to
GND
tON _ BLANK expires
PSHOLD state detected as high
therefore EN remains high
Push-button held even
after t SRD expires
therefore RST is asserted
tSR D(1)
set by C SR D
PB
After t ON _BLANK
PB is monitored
for falling edge
tON _BLANK
SR
INT
PB status
ignored
(2)
RST
INT can go high , if PB goes high,
but system freezes and processor
won’t respond
V CC undervoltage detection status ignored
PSHOLD ignored
PSHOLD
if system freezes, processor won’t
respond to any INT status change
(3, 4)
tDEBOUNCE
t INT _ Min
internal pull-down resistor
connected to PSHOLD input
tREC
tDEBOUNCE
Note: EN is high.
AM00252v3
1. tSRD period is set by external capacitor CSRD.
2. PB ignored during tINT_Min.
3. PSHOLD signal is ignored during tON_BLANK. Its level is checked after tON_BLANK expires and if it is high the
EN signal remains asserted, otherwise EN goes low.
4. Internal pull-down resistor 300 k is connected to PSHOLD input during startup when device is reset.
24/48
DocID026008 Rev 2
SRC0
Waveforms
Figure 19. Long push (option with enable deassertion)
Push-button
pressed and PB
connected to GND
Push-button held even
after tSRD expires and
EN is deasserted
tSRD(1)
set by CSRD
PB
After tEN_OFF expires
PB is monitored for
falling edge
PB status
ignored
SR
INT can go high, if PB goes high,
PB status
but system freezes and processor
ignored
won’t respond
INT (2)
EN(3)
VCC undervoltage detection status ignored
if system freezes, processor won’t
respond to any INT status change
PSHOLD
tDEBOUNCE
t INT_Min
tEN_OFF
tDEBOUNCE
AM00253v2
1. tSRD period is set by external capacitor CSRD.
2. PB ignored during tINT_Min.
3. After tSRD expires EN is forced low.
DocID026008 Rev 2
25/48
48
Waveforms
SRC0
Figure 20. Undervoltage detected for <tSRD
processor interrupt starts power-down sequence
VCC undervoltage
detected
(1)
VCC
processor sets PSHOLD low
VTH+
tSRD(2)
set by CSRD
VTH–
VCC-Min
and EN is deasserted
accordingly
PB status
ignored
VCC LO
PSHOLD
V CC
undervoltage
detection
ignored
INT
PB status ignored
EN
tINT_Min
tDEBOUNCE
tEN_OFF
AM00254v1
1. VCC goes above VTH+ within tSRD thus power is not disabled after tSRD expires.
2. tSRD period is set by external capacitor CSRD.
Figure 21. Undervoltage detected for >tSRD
VCC
undervoltage
detected
VCC is below VTH+ even after tSRD expires
thus power is disabled (EN goes low) and
PB is monitored for regular startup
VTH+
(1)
VCC
tSRD(2)
VTH–
set by CSRD
VCC-Min
VCCLO
PSHOLD
VCC
undervoltage
detection
ignored
INT
PB status ignored
PB status
ignored
EN
tDEBOUNCE
tINT_Min
tEN_OFF
AM00255v1
1. After tSRD expires VCC is still insufficient (below VTH+) thus power is disabled (EN goes low or EN goes
high).
2. tSRD period is set by external capacitor CSRD.
26/48
DocID026008 Rev 2
SRC0
Waveforms
Figure 22. PBOUT output waveform
<glitch immunity
(1,2,3,4)
PB
PBOUT
tDEBOUNCE
tINT_min
AM00256v1
1. Pulses on PB shorter than glitch immunity are ignored.
2. Pulses on PB shorter than tDEBOUNCE are not recognized by PBOUT.
3. Minimum pulse width on PBOUT is tINT_Min.
4. If push-button is held longer than tDEBOUNCE + tINT_Min, PBOUT goes high when the push-button is
released.
DocID026008 Rev 2
27/48
48
Typical operating characteristics
5
SRC0
Typical operating characteristics
Figure 23. Supply current vs. temperature, normal state
7.0
Supply current, ICC (µA)
6.5
6.0
5.5
5.0
4.5
VCC = 5.5 V
4.0
VCC = 3.6 V
VCC = 2.0 V
3.5
3.0
-40
-20
0
20
40
60
80
Temperature, TA (°C)
AM04701v1
Figure 24. Supply current vs. temperature, standby state
2.0
Supply current, ICC (µA)
VCC = 5.5 V
VCC = 3.6 V
1.5
VCC = 2.0 V
1.0
0.5
0.0
-40
-20
0
20
40
60
80
Temperature, TA (°C)
AM04702v1
28/48
DocID026008 Rev 2
SRC0
Typical operating characteristics
Figure 25. Supply current vs. supply voltage, normal state
7
Supply current, ICC (µA)
6
5
4
3
TA = 85 °C
2
TA = 25 °C
TA = 0 °C
1
TA = –40 °C
0
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
Supply voltage, VCC (V)
AM04703v1
Figure 26. Supply current vs. supply voltage, standby state
1.5
Supply current, ICC (µA)
TA = 85 °C
TA = 25 °C
TA = 0 °C
1.0
TA = –40 °C
0.5
0.0
2.0
2.5
3.0
3.5
4.0
Supply voltage, VCC (V)
DocID026008 Rev 2
4.5
5.0
5.5
AM04704v1
29/48
48
Typical operating characteristics
SRC0
Figure 27. Threshold vs. temperature, VTH+ = 3.4 V (typ.)
3.50
Threshold, V TH+ (V)
3.45
3.40
3.35
3.30
3.25
3.20
-40
-20
0
20
40
60
80
Tem perature, T A (°C)
AM04705v1
Figure 28. Threshold hysteresis vs. temperature, VHYST = 200 mV (typ.)
Threshold hysteresis, VHTYST (mV)
230
220
210
200
190
180
170
-40
-20
0
20
Tem perature, TA (°C)
30/48
DocID026008 Rev 2
40
60
80
AM04706v1
SRC0
Typical operating characteristics
Figure 29. Debounce period vs. supply voltage
Debounce period, tDEBOUNCE (ms)
45
40
35
30
TA = 85 °C
25
TA = 25 °C
TA = 0 °C
20
TA = –40 °C
15
3.5
4
4.5
5
5.5
Supply voltage, VCC (V)
AM04707v1
Figure 30. CSRD charging current vs. temperature, VCC = 3.6 V
200
CSRD charging current, ISRD (nA)
190
180
170
160
150
140
130
VCC = 5.5 V
120
VCC = 3.6 V
110
VCC = 2 V
100
-40
-20
0
20
40
Temperature, TA (°C)
DocID026008 Rev 2
60
80
AM04708v1
31/48
48
Typical operating characteristics
SRC0
Figure 31. Output low voltage vs. output low current, TA = 25 °C
Output low voltage, VOL (V)
0.30
VCC =1.6V
0.25
VCC =3.6V
0.20
VCC =5.5V
0.15
0.10
0.05
0.00
0
1
2
3
4
5
Output low current, IOL (mA)
Note:
AM04709v1
Characteristics valid for all the outputs (EN, EN, RST, INT, PBOUT and VCCLO).
Figure 32. Output high voltage vs. output high current, TA = 25 °C
0.8
Output high voltage, VCC - VOH (V)
VCC=1.6V
VCC=3.6V
0.6
VCC=5.5V
0.4
0.2
0
0
0.5
1
Output high current, IOH (mA)
Note:
32/48
Characteristics valid for EN and EN outputs.
DocID026008 Rev 2
1.5
2
AM04710v1
SRC0
Typical operating characteristics
Figure 33. Output voltage vs. supply voltage, IOUT = 1 mA, TA = 25 °C
1
Output voltage, VOUT (V)
0.8
0.6
0.4
0.2
0
0
1
2
3
4
5
Supply voltage, VCC (V)
Note:
AM04711v1
Characteristics valid for all the outputs (EN, EN, RST, INT, PBOUT and VCCLO).
Figure 34. Input voltage vs. temperature
1.05
VCC = 3.6 V
1.04
Input voltage, VIN (V)
VCC = 5.5 V
1.03
1.02
1.01
1.00
0.99
-40
-20
0
20
Temperature, TA (°C)
Note:
40
60
80
AM04712v1
Characteristics valid for PB, SR and PSHOLD inputs.
DocID026008 Rev 2
33/48
48
Typical operating characteristics
SRC0
Figure 35. Reference output voltage vs. temperature, VCC = 2.0 V
1.520
Reference output voltage, VREF (V)
1.515
IREF = 0 mA
1.510
IREF = 15 µA
1.505
1.500
1.495
1.490
1.485
1.480
-40
-20
0
20
40
60
80
Temperature, TA (°C)
Note:
AM04713v1
1 µF capacitor is connected to the VREF pin.
Figure 36. Reference output voltage vs. load current, VCC = 2.0 V, TA = 25 °C
Reference output voltage, VREF (V)
1.6
1.5
1.4
1.3
1.2
1.1
1
0
50
100
150
Load current, IREF (µA)
Note:
34/48
1 µF capacitor is connected to the VREF pin.
DocID026008 Rev 2
200
250
300
AM04714v1
SRC0
Typical operating characteristics
Figure 37. Reference output voltage vs. supply voltage, TA = 25 °C
1.520
Reference output voltage, VREF (V)
1.515
1.510
1.505
1.500
1.495
IREF = 0 µA
1.490
IREF = 15 µA
1.485
1.480
2
2.5
3
3.5
4
4.5
5
Supply voltage, VCC (V)
Note:
5.5
AM04715v1
1 µF capacitor is connected to the VREF pin.
Figure 38. Reference startup, IREF = 15 µF, TA = 25 °C
Note:
1 µF capacitor is connected to the VREF pin.
DocID026008 Rev 2
35/48
48
Typical operating characteristics
SRC0
Figure 39. Reference response to steps on supply voltage, IREF = 15 µA, TA = 25 °C
Note:
36/48
1
Supply voltage goes from 3.6 V to 5.5 V and back to 3.6 V, ramp 1 V / 100 ns.
2
1 µF capacitor is connected to the VREF pin.
DocID026008 Rev 2
SRC0
Typical operating characteristics
Figure 40. Reference response to steps in load current, VCC = 3.6 V, TA = 25 °C
Note:
1
Supply voltage goes from 0 µA to 15 µA and back to 0 µA, ramp 1 µA / 100 ns.
2
1 µF capacitor is connected to the VREF pin.
DocID026008 Rev 2
37/48
48
Maximum ratings
6
SRC0
Maximum ratings
Stressing the device above the rating listed inTable 3 may cause permanent damage to the
device. These are stress ratings only and operation of the device at these or any other
conditions above those indicated in Table 4 of this specification is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
Table 3. Absolute maximum ratings
Symbol
VCC
Parameter
Min.
Max.
Unit
Remarks
Input supply voltage
–0.3
+7.0
V
Input voltages on PB, SR, PSHOLD and
CSRD
–0.3
VCC + 0.3
V
Output voltages on EN (EN), RST and
INT
–0.3
VCC + 0.3
V
–2
+2
kV
Human body model (all pins)
–8
+8
kV
Human body model (PB and SR)
VESD
Electrostatic protection
VESD
Electrostatic protection
–1000
+1000
V
Charged device model
VESD
Electrostatic protection
–200
+200
V
Machine model
VESD
Point discharge on PB and SR inputs
–8
+8
kV
IEC61000-4-2
VESD
Air discharge on PB and SR inputs
–15
+15
kV
IEC61000-4-2
Operating ambient temperature
–40
+85
°C
Storage temperature
–45
+150
°C
TA
TSTG
TSLD(1)
Lead solder temperature for 10 seconds
+260
°C
JA
Thermal resistance (junction to ambient)
+132.4
°C/W
1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.
38/48
DocID026008 Rev 2
SRC0
7
DC and AC characteristics
DC and AC characteristics
This section summarizes the operating measurement conditions and the DC and AC
characteristics of the device. The parameters inTable 5 that follow are derived from tests
performed under the measurement conditions summarized in Table 4. Designers should
check that the operating conditions in their circuit match the operating conditions when
relying on the quoted parameters.
Table 4. Operating and AC measurement conditions
Parameter
Condition
Unit
VCC supply voltage
1.6 to 5.5
V
Ambient operating temperature (TA)
–40 to 85
°C
_5
ns
Input rise and fall times
Table 5. DC and AC characteristics
Symbol
VCC
ICC
VTH+
Parameter
Test condition(1)
Supply voltage
Min.
Typ.(2)
1.6
Supply current
Max.
Unit
5.5
V
VCC = 3.6 V, no load
6.0
8.0
µA
Standby mode, enable
deasserted, VCC = 3.6 V
0.6
1.0
µA
3.40
3.51
V
Power-on lockout voltage
3.29
200
VHYST
Threshold hysteresis
mV
500
VTH–
Forced power-off voltage
tTH–
Undervoltage detection to
INT delay
tON_BLANK Blanking period
VTH+ – VHYST
VCC 2.0V
(3)
V
20
32
44
1.4
2.2
3.0
5.6
8.8
12.0
11.2
17.6
24.0
ms
s
RST assertion to EN (EN)
assertion delay during
power-up
VCC 3.6 V
VIL
Input low voltage
VCC 2.0V, enable asserted
VIH
Input high voltage
VCC 2.0V, enable asserted
tDEBOUNC
Debounce period
VCC 2.0V
20
32
44
ms
Internal pull-up resistor
VCC = 5.5 V, input asserted
65
100
135
k
100
ns
PB
E
RPB
DocID026008 Rev 2
0.99
1.05
V
V
39/48
48
DC and AC characteristics
SRC0
Table 5. DC and AC characteristics (continued)
Symbol
Parameter
Test condition(1)
Min.
Typ.(2)
Max.
Unit
0.99
V
SR
VIL
Input low voltage
VIH
Input high voltage
1.05
tDEBOUNC
Debounce period
20
32
44
ms
65
100
135
k
0.3
V
+0.1
µA
0.3
V
+0.1
µA
0.99
V
V
E
RSR(4)
Internal pull-up resistor
VCC = 5.5 V, input asserted
Output low voltage
VCC = 2 V, ISINK = 1 mA,
PBOUT asserted
PBOUT leakage current
VPBOUT = 3 V, PBOUT open
drain
Output low voltage
VCC = 2 V, ISINK = 1 mA,
VCCLO asserted
VCCLO leakage current
VVCCLO = 3 V, VCCLO open
drain
VIL
Input low voltage
VCC 2.0V
VIH
Input high voltage
VCC 2.0V
PBOUT
VOL
–0.1
VCCLO
VOL
–0.1
PSHOLD
Glitch immunity
PSHOLD leakage current
1.05
1
VPSHOLD = 0.6 V
V
80
–0.1
PSHOLD to enable
propagation delay
RPSHOLD
Pull-down resistor
connected internally during
power-up
VPSHOLD = 5.5 V
µs
0.1
µA
30
µs
195
300
405
k
100
150
200
nA
CSRD
ISRD
CSRD charging current
VSRD
CSRD voltage threshold
VCC = 3.6 V, load on VREF pin
100 k and mandatory 1 µF
capacitor, TA = 25 °C
1.5
V
tSRD
Additional Smart Reset™
delay time
External CSRD connected
10
s/µF
Output low voltage
VCC = 2 V, ISINK = 1 mA,
enable asserted
EN, EN
VOL
40/48
DocID026008 Rev 2
0.3
V
SRC0
DC and AC characteristics
Table 5. DC and AC characteristics (continued)
Symbol
VOH(5)
Parameter
Output high voltage
tEN_OFF(6) enable off to enable on
Test condition(1)
VCC = 2 V, ISOURCE = 1 mA,
enable asserted
VCC 2.0V
Min.
Typ.(2)
Max.
Unit
VCC –
0.3
40
EN, EN leakage current
VEN = 2 V, enable open drain
VOL
Output low voltage
VCC = 2 V, ISINK = 1 mA,
RST asserted
tREC
RST pulse width
VCC 2.0V
240
RST leakage current
VRST = 3V
–0.1
Output low voltage
VCC = 2 V, ISINK = 1 mA,
INT asserted
Minimum INT pulse width
VCC 2.0V
INT leakage current
VINT = 3 V
–0.1
1.5 V voltage reference
VCC = 3.6 V, load on VREF pin
100 k and mandatory 1 µF
capacitor, TA = 25 °C
1.485
–1%
V
64
–0.1
88
ms
+0.1
µA
0.3
V
480
ms
+0.1
µA
0.3
V
44
ms
+0.1
µA
1.515
+1%
V
RST
360
INT
VOL
tINT_Min
20
32
VREF
VREF
1.5
1. Valid for ambient operating temperature: TA = –40 to 85 °C; VCC = 1.6 V to 5.5 V (except where noted).
2. Typical values are at TA = +25 °C.
3. This blanking time allows the processor to start up correctly (see Figure 7, 8, 9, 10, 11, 12).
4. The internal pull-up resistor connected to the SR input is optional.
5. Valid for push-pull only.
6. Minimum delay time between enable deassertion and enable reassertion, allowing the application to complete the powerdown properly. PB is ignored during this period.
DocID026008 Rev 2
41/48
48
Package mechanical data
8
SRC0
Package mechanical data
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.
42/48
DocID026008 Rev 2
SRC0
Package mechanical data
Figure 41. TDFN12 (2 x 3 mm) package outline
D
A
B
INDEX AREA
0.10 C 2x
E
(D/2xE/2)
0.10 C
TOP VIEW
A
A1
0.10 C
C
SEATING
PLANE
SIDE VIEW
0.08 C
e
b
1
6
12
7
0.10
C A B
PIN#1 ID
INDEX AREA
L
(D/2xE/2)
BOTTOM VIEW
8070542_A
Table 6. TDFN12 (2 x 3 mm) package mechanical data
mm
inches
Symbol
Min.
Typ.
Max.
Min.
Typ.
Max.
A
0.70
0.75
0.80
0.028
0.030
0.031
A1
0.00
0.02
0.05
0.000
0.001
0.002
b
0.15
0.20
0.25
0.006
0.008
0.010
D
3.00 BSC
0.118
E
2.00 BSC
0.079
e
0.50
0.020
L
0.45
0.55
0.65
DocID026008 Rev 2
0.018
0.022
0.026
43/48
48
Package mechanical data
SRC0
Figure 42. TDFN12 (2 x 3 mm) recommended footprint
[
[
[ [
[
[
[
[
'LPHQVLRQV PP
LQFKHV $0
Note:
44/48
Drawing not to scale.
DocID026008 Rev 2
SRC0
Package mechanical data
Figure 43. Carrier tape for TDFN12 (2 x 3 mm) package
P0
E
P2
D
T
A0
F
TOP COVER
TAPE
W
B0
P1
CENTER LINES
OF CAVITY
K0
USER DIRECTION OF FEED
AM03073v1
Table 7. Carrier tape dimensions for TDFN12 (2 x 3 mm) package
Package
W
D
E
TDFN12
12.00
±0.30
1.50
+0.10/
–0.00
1.75
±0.10
P0
P2
F
4.00
2.00
5.50
±0.10 ±0.10 ±0.05
A0
B0
K0
P1
T
2.30
±0.10
3.20
±0.10
1.10
±0.01
4.00
±0.10
0.30
±0.05
DocID026008 Rev 2
Unit
Bulk
qty.
mm 3000
45/48
48
Product selector
9
SRC0
Product selector
Table 8. SRC0 product selector
tON_BLANK FtON_BLANK
Forced
Internal Power-on
After
(s)
(s)
Top
resistor lockout power-off
long
(3)
voltage
voltage
marking
(2) on SR
at startup
at reset
push
VTH- (V)
input
VTH+ (V)
(min.)
(min.)
Full part number
EN or
EN(1)
SRC0CS25D
EN
RST
pull-up
3.40
3.20
11.2
—
CS25
EN
EN
—
3.40
3.20
1.4
—
GS22
SRC0GS22D
(4)
1. EN (or EN) output is push-pull. RST, INT, PBOUT and VCCLO outputs are open drain.
2. After tSRD expires through long push, either device reset (RST) will be activated for tREC (240 ms min.) or the EN (or EN)
pin will be deasserted. The additional Smart Reset™ delay time, tSRD, can be adjusted by the user at 10 s/µF (typ.) by
connecting the external capacitor to the CSRD pin.
3. Where “p” = assembly plant, “y” = assembly year (0 to 9) and “ww” = assembly work week (01 to 52).
4. Please contact local ST sales office for availability.
46/48
DocID026008 Rev 2
SRC0
10
Revision history
Revision history
Table 9. Document revision history
Date
Revision
Changes
04-Mar-2014
1
Initial release.
13-May-2014
2
Modified: VTH+ values Table 5 on page 39
DocID026008 Rev 2
47/48
48
SRC0
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE
SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B)
AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS
OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT
PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS
EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY
DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE
DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2014 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
48/48
DocID026008 Rev 2