PDF

AS5132
360 Step (8.5 bit) Programmable High
Speed Magnetic Position Sensor
General Description
The AS5132 is a contactless magnetic position sensor for
accurate angular measurement over a full turn of 360 degrees.
It is a system-on-chip, combining integrated Hall elements,
analog frontend and digital signal processing in a single device.
To measure the angle, only a simple two-pole magnet, rotating
over the center of the chip is required.
The absolute angle measurement provides instant indication of
the magnet’s angular position with a resolution of 8.5 bit = 360
positions per revolution. This digital data is available as serial
output over the interface and as a pulse width modulated
(PWM) signal.
An additional U,V,W output can be used for a block
commutation for a brushless DC motor. An incremental signal
is available as an option.
In addition to the angle information, the strength of the
magnetic field is also available as a 5-bit code.
A one time programmable (OTP) memory is used for permanent
zero angle position programming. The magnet does not need
to be aligned mechanically.
Ordering Information and Content Guide appear at end of
datasheet.
Key Benefits & Features
The benefits and features of AS5132, 360 Step (8.5 bit)
Programmable High Speed Magnetic Position Sensor are listed
below:
Figure 1:
Added Value of Using AS5132
Benefits
Features
• Complete system-on-chip, no calibration
required
• 360º contactless angular position sensing
• Multiple data output formats
• Serial synchronous interface
• Pulse width modulated output (PWM)
• Incremental output formats
ams Datasheet
[v2-06] 2016-Jan-26
Page 1
Document Feedback
Benefits
Features
• Ideal for applications in harsh environments
due to magnetic sensing principle
• High reliability due to non-contact sensing
• Robust system, tolerant to horizontal
misalignment, airgap variations,
temperature variations and external
magnetic stray fields
• Wide magnetic field input range: 20 – 80 mT (typical)
• Wide temperature range: -40ºC to 150ºC
• Fully automotive qualified to AEC-Q100, grade 0
Applications
The AS5132 is suitable for:
• Contactless rotary position sensing
• Rotary switches (human machine interface)
• AC/DC motor position control
• Brushless DC motor position control
Page 2
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − General Description
Block Diagram
The functional blocks of this device are shown below:
Figure 2:
AS5132 Block Diagram
Test(3:0)
VDD5V
COM/INC
Step Mode
AS5132
Commutation
Interface
Pre-Commutation
DIR
VDDP
Tracking ADC &
Angle Decoder
PWM Decoder
Zero
Adder
Angle
Mag
TC
Hall Array &
Frontend
Amplifier
AGC
Absolute
Serial
Interface
(SSI)
Diagnostic
OTP
S
U_A
V_B
W_I
PWM
DIO
CSN
CLK
Diag
PROG
GND
ams Datasheet
[v2-06] 2016-Jan-26
Page 3
Document Feedback
AS5132 − Pin Assignment
The AS5132 pin assignments are described below.
Pin Assignment
Figure 3:
Pin Diagram
Pin Assignments (Top View):
Package drawing is not to scale.
VDDP
1
20
PWM
S
2
19
Diag
3
18
DIR
4
17
CLK
PROG
5
16
CSN
VSS
6
15
DIO
U_A
7
14
Test3
VDD
8
13
Test2
COM/INC
9
12
Test1
10
11
Test0
TC
AS5132
W_I
V_B
Figure 4:
Pin Description
Pin
Number
Pin Name
Pin Type
1
VDDP
Supply
2
S
3
W_I
4
V_B
5
PROG
Analog Input / Output
6
VSS
Supply
7
U_A
Digital output
8
VDD
Supply
9
COM / INC
Digital input /
Schmitt-Trigger
10
TC
Analog input
Description
Supply voltage for the selected pins (1)
Step output (8mA, VDDP)
Digital output
Commutation output or incremental output
Page 4
Document Feedback
Programming voltage input. Do not connect this
pin to VSS. Connectivity for programming see
Figure 24
Supply ground
Commutation output or incremental output
Positive supply voltage
Selection of the output mode. This pin is also
used for external clock mode (VDDP)
Test pin. Connect to VSS in application
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Pin Assignment
Pin
Number
Pin Name
11
Test0
12
Test1
Pin Type
Description
Analog input /output
Test pin, selection of output format for
incremental or step mode
Bi-directional digital
Data I/O for serial interface (VDDP)
13
Test2
14
Test3
15
DIO
16
CSN
17
CLK
18
DIR
19
Diag
Digital output /
Open Drain
Diagnostic output (open drain)
20
PWM
Digital output
PWM output (8mA, VDDP)
Chip select input (active low) (VDDP)
(connected to a pull-up resistor if not used in
application)
Digital input /
Schmitt-Trigger
Clock input for serial interface (VDDP)
Input signal for the pre-commutation at start-up
(VDDP)
Note(s):
1. VDDP can be customized to the voltage levels of the peripheral circuitry to economize voltage level drivers.
2. Typ. CSN Pull_up resistor of 10kOhm necessary. Floating state of a digital input is not allowed.
ams Datasheet
[v2-06] 2016-Jan-26
Page 5
Document Feedback
AS5132 − Absolute Maximum Ratings
Absolute Maximum Ratings
Stresses beyond those listed in Absolute Maximum Ratings
may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or
any other conditions beyond those indicated in Electrical
Characteristics is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device
reliability.
Figure 5:
Absolute Maximum Ratings
Symbol
Parameter
Min
Max
Units
Comments
Electrical Parameters
VDD
Supply voltage
-0.3
7
V
Except during OTP programming
VDDP
DC supply voltage
0.3
7
V
Cannot be higher than VDD+0.3
VIN
Input pin voltage
VSS-0.5
VDD
V
Iscr
Input current (latch up
immunity)
-100
100
mA
Norm: EIA/JESD78 Class II Level A
Electrostatic Discharge
ESDHBM
Electrostatic discharge
±2
kV
Norm: JESD22-A114E
Temperature Ranges and Storage Conditions
Tstrg
Storage temperature
Tbody
Body temperature
RHNC
Relative humidity
(non-condensing)
MSL
Moisture sensitivity level
Page 6
Document Feedback
-55
150
5
3
ºC
260
ºC
85
%
The reflow peak soldering
temperature (body temperature)
specified is in accordance with
IPC/JEDEC J-STD-020
“Moisture/Reflow Sensitivity
Classification for Non-Hermetic Solid
State Surface Mount Devices”.
The lead finish for Pb-free leaded
packages is matte tin (100% Sn).
Represents a maximum floor time
of 168h
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Electrical Characteristics
Electrical Characteristics
All limits are guaranteed. The parameters with min and max
values are guaranteed with production tests or SQC (Statistical
Quality Control) method.
T AMB = -40ºC to 150ºC, VDD = 4.5V to 5.5V, all voltages
referenced to VSS, unless otherwise noted.
Operating Conditions
Figure 6:
Operating Conditions
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VDD
Positive supply voltage
4.4
5.5
V
VDDP
Positive supply voltage
periphery
3.0
5.5
V
22
mA
IDD
Operating current
No load on outputs. Supply
current can be reduced by
using stronger magnets.
15
System Parameters
Figure 7:
System Parameters
Symbol
N
TPwrUp
ts
INLcm
tdelay
TN
Parameter
Conditions
Min
Typ
Max
Units
8.5
Bit
1
Deg
Resolution
Power up time
Tracking rate
Accuracy
Step rate of tracking ADC;
1 step = 1º
μs
5.2
μs/step
Centered magnet
-2
2
Within horizontal
displacement radius
-3
3
Propagation delay
Internal signal processing
time
Transition noise
peak-peak
ams Datasheet
[v2-06] 2016-Jan-26
≤ 4100
Deg
22
μs
1.41
Deg
Page 7
Document Feedback
AS5132 − Electrical Characteristics
Magnet Specifications
Figure 8:
Magnet Specifications
Symbol
Parameter
Conditions
BZ
Magnetic input range
At die surface
Vi
Magnet rotation speed
To maintain locked state (1)
Min
Max
Units
20
80
mT
72,900
rpm
Min
Max
Units
8
8.5
V
100
mA
0
85
ºC
2
4
μs
Note(s):
1. Maximum rotation speed is dependent on the internal time reference.
Maximum value is calculated with lowest sequence over all operating conditions.
Programming Parameters
Figure 9:
Programming Parameters
Symbol
Parameter
VPROG
Programming voltage
IPROG
Programming current
TambPROG
Programming ambient
temperature
tPROG
Conditions
Static voltage at pin PROG
During programming
Programming time
VR,prog
Analog readback voltage
During analog readback mode at
pin PROG
VR,unprog
0.5
V
2
3.5
DC Characteristics of Digital Inputs
Figure 10:
CMOS Inputs COM/INC, CSN, CLK, DIO, DIR
Symbol
Parameter
Min
Max
Units
VIH
High level input voltage
0.7*VDDP
VDDP
V
VIL
Low level input voltage
0
0.3*VDDP
V
ILEAK
Input leakage current
1
μA
Note
COM/INC refer to VDD
Page 8
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Electrical Characteristics
DC Characteristics of Digital Outputs
Figure 11:
CMOS Outputs S, U_A, V_B, W_I, PWM, DIO
Symbol
VOH
Parameter
Min
Max
VDDP-0.5
VDDP
High level output voltage
V
VDD-0.5
VOL
Low level output voltage
CL
Capacitive load
Units
0
Note
PWM and S have 8mA
output load, DIO has 4mA
output load.
VDD
U_A, V_B, W_I have 4mA
output load.
VSS+0.4
V
PWM and S have 8mA
output load, DIO, U_A, V_
B, W_I has 4mA output
load.
35
pF
Timing Characteristics
Figure 12:
Timing Characteristics
Symbol
Parameter
Min
Typ
Max
Units
5
6
MHz
650
kHz
fCLK
Clock frequency normal operation
fCLKP
Clock frequency during OTP
programming
200
t1
CSn to positive edge of CLK
150
ns
t2
CSn to drive bus externally
0
ns
t3
Setup time command bit (data valid to
positive edge of CLK)
50
ns
t4
Hold time command bit (data valid
after positive edge of CLK)
15
ns
t5
Float time (positive edge of CLK for last
command bit to bus float)
t6
Bus driving time (positive edge of CLK
for last command bit to bus drive)
0.5 *1/fCLK
t7
Data valid time (positive edge of CLK to
bus valid)
0.5 *1/fCLK
t8
Hold time data bit (data valid after
positive edge of CLK)
0.5 *1/fCLK
ams Datasheet
[v2-06] 2016-Jan-26
0.5 *1/fCLK
ns
ns
0.5 *1/fCLK + 50
ns
ns
Page 9
Document Feedback
AS5132 − Electrical Characteristics
Symbol
Parameter
Min
Typ
Max
Units
t9
Hold time CSn (positive edge of last
CLK to negative edge of CSn)
t10
Bus floating time (positive edge of CSn
to float bus)
t11
Setup time data bit @ write access
(data valid to positive edge of CLK)
50
ns
t12
Hold time data bit @ write access (data
valid after positive edge of CLK)
15
ns
t13
Bus floating time (positive edge of CSn
to float bus)
t14
CSn high time
Page 10
Document Feedback
0.5 *1/fCLK
ns
50
50
2
ns
ns
μs
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Detailed Description
Figure 13:
Typical Arrangement of AS5132 and Magnet
ams Datasheet
[v2-06] 2016-Jan-26
Page 11
Document Feedback
AS5132 − Detailed Description
Synchronous Serial Interface (SSI)
The absolute angle data can be read out over the synchronous
serial interface using the pins CSN, DIO and CLK. It is a
bidirectional interface therefore a read or write access is
possible. The organization of the protocol is byte wise and starts
with the command byte followed by the data information.
Figure 14:
Read / Write Serial Data Transmission
+5V
VDD
Typ. 10kOhm**
VDD
MicroController
VDDP* VDD
Output
CSN
Output
CLK
I/0
DIO
PROG***
VSS
100nF
AS5132
VSS
VSS
* DIO output pin is connected internally to the VDDP voltage domain. VDD and VDDP can be separately
connected too.
** Recommend pull-up resistor (typ. 10kOhm)
***Depending on the use case:
- Application use case (connection to VDD or leave unconnected. Capacitive load during operation
and startup not allowed)
- Programming use case (see Figure 24)
Figure 14 shows the connection of the AS5132 to a micro
controller. Depending on the command byte are different
access types possible. In normal mode the number of clocks is
equal the number of data bits.
Figure 15:
Data Organization of the SSI Protocol 16-Bit Data
R/ W Data
Command Byte
MSB
7
6
5
Page 12
Document Feedback
4
3
2
1
LSB
MSB
0
15
LSB
14
13
12
11
10
4
3
2
1
0
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Figure 15 shows the organization of the data. The first section
is used to setup the operating mode and the address. During
write mode the micro controller drives the data line and
generates in addition the CSN and CLK signal. Figure 16 shows
SSI Read and write operations in normal mode.
Figure 16:
SSI Normal Read and Write Mode
command phase
data phase
CLK
t1
CSn
t14
DIO
t2
t9
t5
CMD7
t3
CMD6
CMD1
t6
t4
DIO
CMD0
t7
t8
D15
t14
t10
D14
t11
t12
DIO
D15
READ
D0
D13
t13
D14
D13
WRITE
D0
The first 8 command data bits are written by the
microcontroller. After the command data the device takes over
the DIO line and writes the data information. A high impedance
phase must be considered before the device drives the output
line.
Commands of the SSI in Normal Mode
Figure 17:
Read/Write Interface Commands in Normal Mode
Command
Name
Command Access MSB
Data
Mode
15
14
13
12
GEN
RST
Hyst
Dis
11
10
9
8
7
PRE_COM_DYN<5:0>
6
5
MTC2
MTC1
1
1
WRITE CONFIG
0001_0111
write
SET MT
COUNTER
0001_0100
write
EN PROG
1000_0100
write
RD MT
COUNTER
0000_0100
read
MT - COUNTER <8:0>
EZ
ERR
RD_ANGLE
0000_0000
read
ANGLE <8:0>
LOCK
ADC
4
3
2
1
LSB
0
1
0
0
0
0
MT - COUNTER <8:0>
0
1
1
0
0
1
0
1
0
P
AGC <5:1>
P
Note(s):
1. Gray bits can be ignored by the user.
ams Datasheet
[v2-06] 2016-Jan-26
Page 13
Document Feedback
AS5132 − Detailed Description
GEN RST: A HI generates a reset of the AS5132. GEN RST must
be set to LO after reset.
Hyst_Dis: Hysteresis disable.
PRE_COM_DYN <5:0>: Absolute dynamic pre-commutation
value. Depending on the setup of the pole pairs, a mechanical
angle offset can be adjusted. The range is 0 to 63 mechanical
degrees (LSBs).
MT-COUNTER <8:0>: The multiturn counter can be set or read
over the interface.
EN PROG: This command with the data content enables the
access to the OTP register in extended mode. OTP Programming
mode is only possible in extended mode with special
connection Figure 24 on page 18.
EZ ERR: Indicates a wrong operation of the OTP memory after
programming at room temperature.This bit is not intended for
OTP diagnostic in the application over life time. This bit lose
also validity over a time.
ANGLE <8:0>: Absolute angle information with angular true
resolution (360 steps).
LOCK ADC: Indicates a locked ADC. An angle value is only valid
in case of a locked ADC. During sleep mode is the LOCK ADC bit
LO.
AGC <5:1>: Automatic gain control value indicates the
magnetic field strength.
P: Parity information of the 15 data bits. Odd parity.
Page 14
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Extended Synchronous Serial Interface Mode
The absolute angle data can be read out over the synchronous
serial interface using the pins CSN, DIO and CLK. It is a
bidirectional interface therefore a read or write access is
possible. The organization of the protocol is byte wise and starts
with the command byte followed by the data information.
Figure 18:
Connectivity During Programming in Extended Mode
+5V
VDD
Typ. 10kOhm**
VDD
MicroController
VDDP* VDD
Output
CSN
Output
CLK
I/0
DIO
8.0-8.5V
VSS
+
-
VSS
PROG
10uF
100nF
AS5132
100nF
VSS
* DIO output pin is connected internally to the VDDP voltage domain. VDD and VDDP can be separately
connected too.
** Recommend pull-up resistor (typ. 10kOhm)
Figure 19:
SSI Extended Read and Write Mode
extended data phase
command phase
CLK
t1
CSn
DIO
t9
t14
t2
t5
CMD7
t3
DIO
CMD6
t4
CMD1
CMD0
t6
t8
t10
D62
D63
t11
DIO
t14
t7
D61
D0
t13
t12
D63
D62
internal strobe
write
READ
D63
D61
D1
D0
WRITE
internal strobe
write
In extended mode the digital interface requires four clocks per
data bit. During this time the device is able to handle internal
signals for special access.
ams Datasheet
[v2-06] 2016-Jan-26
Page 15
Document Feedback
AS5132 − Detailed Description
Figure 20:
Read/Write Interface Commands in Extended Mode
Command
Name
Command
Data
Access
Mode
MSB
63
WRITE OTP
0001_1111
ext. write
TST<46:0>
SENSITIVITY
<1:0>
ext. CLK EN
PRE_COM_STAT
<1:0>
UVW
<2:0>
ZERO ANGLE
<8:0>
PROG OTP
0001_1001
ext. write
TST<46:0>
SENSITIVITY
<1:0>
ext. CLK EN
PRE_COM_STAT
<1:0>
UVW
<2:0>
ZERO ANGLE
<8:0>
READ OTP
0000_1111
ext. write
TST<46:0>
SENSITIVITY
<1:0>
ext. CLK EN
PRE_COM_STAT
<1:0>
UVW
<2:0>
ZERO ANGLE
<8:0>
READ ANA
0000_1001
ext. read
TST<46:0>
SENSITIVITY
<1:0>
ext. CLK EN
PRE_COM_STAT
<1:0>
UVW
<2:0>
ZERO ANGLE
<8:0>
...
17
16
15
14
13
12
11
10
9
8 ...
LSB
0
Note(s):
1. TST is pre-programed by ams AG and used for test purpose.
Programming Parameters
ZERO ANGLE <8:0>: Zero position value. This value is
permanent added to the internal absolute position. Use
range 0 to 359.
UVW <2:0>: Setup of the number of pole pairs. In the step
mode configuration, the bit UVW<2> is used to invert the step
mode output signal.
Figure 21:
Possible Settings for UVW Outputs
UVW <2:0>
Number of Pole Pairs
0
0
0
1
0
0
1
2
0
1
0
3
0
1
1
4
1
0
0
5
1
0
1
6
1
1
0
6
1
1
1
6
Page 16
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
SENSITIVITY <1:0>: Setup of the amplification within the
internal signal path. The sensitivity adjustment can be used to
center the AGC value at default conditions.
Figure 22:
Setup of the Sensitivity
Sensitivity Setting
SENSITIVITY <1:0>
Min
Typ
Max
0
0
1.6
1.65
1.75
0
1
1.79
1.88
1.98
1
0
2.01
2.11
2.22
1
1
2.23
2.35
2.47
Figure 23:
Setup Parameters for the Static Pre-Commutation
Static Pre-commutation Value in
Mechanical Degrees
PRE_COM_STAT <1:0>
0
0
0
0
1
2
1
0
4
1
1
8
Ext. CLK EN: Enables the external CLK mode for the PWM
output. The external CLK mode is only possible in commutation
mode. The state of the pin COM/INC is not considered in this
case for mode selection.
ams Datasheet
[v2-06] 2016-Jan-26
Page 17
Document Feedback
AS5132 − Detailed Description
Figure 24:
OTP Programming Connection
Special Case
Standard Case
Maximum
parasitic cable
inductance
VSUPPLY
L<50nH
Vzapp
C1
100nF
L<50nH
VDD
Vprog
C2
VSUPPLY
Vzapp
PROG
GND
C1
C2
PROM Cell
10µF
100nF
VDD
Vprog
PROG
GND
PROM Cell
10µF
Remove for normal operation
The maximum capacitive load at PROG in normal operation
should be less than 20pF. However, during programming the
capacitors C1+C2 are needed to buffer the programming
voltage during current spikes, but they must be removed for
normal operation. To overcome this contradiction, the
recommendation is to add a diode (4148 or similar) between
PROG and V DD as shown in Figure 24 (special case setup), if the
capacitors can not be removed at final assembly.
Due to D1, the capacitors C1+C2 are loaded with V DD -0.7V at
startup, hence not influencing the readout of the internal OTP
registers. During programming the OTP, the diode ensures that
no current is flowing from PROG (8V to 8.5V) to VDD (5V).
In the standard case (see Figure 24), the verification of a correct
OTP readout must be done by analog readback. The special case
setup provides the analog readback of the OTP as well.
As long as the PROG pin is accessible it is recommended to use
standard setup. In case the PROG pin is not accessible at final
assembly, the special setup is recommended.
Page 18
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Programming Verification
The verification of the OTP programming is mandatory using
following methods:
Digital Verification: Checking the EZ ERR bit (0 = OK, 1 = error)
• Restricted to temperature range: 25 °C ± 20 °C
• Right after the programming (max. 1 hour with same
conditions 25°C ± 20 °C)
Figure 25 shows the correct digital verification flow. The EZ_ERR
bit is valid only after a power on reset. This bit becomes invalid
after a OTP write or read access.
Figure 25:
Programming & Digital Verification Flow
Start
RD_ANGLE
RD MT Counter
EZ_ERR
EN_PROG
Configuration of the
customer seetings in the OTP
Read verification flag
Write OTP
Verify
Read OTP
not correct
Verification of flag EZ_ERR
correct
EN_PROG
Verification between writing
content and reading content
( in customer area only)
Verify Write and
Read content
not correct
END
wrong
programmed
Read OTP
Verification programmed
content
correct
Verify Write and
Read content
Programming of the OTP
diodes
Prog OTP
Power down and power up
Power on reset to load the
content into the RAM
POR
ams Datasheet
[v2-06] 2016-Jan-26
not correct
correct
END
correct
programmed
END
wrong
programmed
Page 19
Document Feedback
AS5132 − Detailed Description
Analog Verification: By switching into Extended Mode and
sending a READ ANA command, the pin PROG becomes an
output sending an analog voltage with each clock representing
a sequence of the bits in the OTP register (starting with D61).
A voltage of <500mV indicates a correctly programmed bit (“1”)
while a voltage level between 2V and 3.5V indicates a correctly
unprogrammed bit (“0”). Any voltage level in between indicates
incorrect programming.
Figure 26:
Analog OTP Verification
+5V
VDD
Typ. 10kOhm**
VDD
MicroController
VDDP* VDD
Output
CSN
Output
CLK
I/0
DIO
VSS
PROG
AS5132
100nF
VSS
V
VSS
** Recommend pull-up resistor (typ. 10kOhm)
Page 20
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Pulse Width Modulation (PWM) Output
The AS5132 provides a pulse width modulated output (PWM),
whose duty cycle is proportional to the absolute angle position.
Figure 29 shows the output format. In case of an internal error
the high pulse contains 12 steps. An error can be easily
identified by the external microcontroller. The zero degree
angle position is build with 16 steps (12 + 4) high and 359 steps
low followed by 8 exit steps.
Figure 27:
PWM Output
+5V
VDD
Typ. 10kOhm**
VDD
VDDP* VDD
CSN
MicroController
CLK
Input
VSS
AS5132
100nF
PWM
PROG***
VSS
VSS
*PWM output pin is connected internally to the VDDP voltage domain. VDD and VDDP can be separately
connected
** Recommended pull-up (typ. 10kOhm). Floating state of a digital input in an application is not allowed
***Depending on the use case:
- Application use case (connection to VDD or leave unconnected. Capacitive load during operation and
startup not allowed)
- Programming use case (see Figure 24)
PWM External Clock
The PWM period depends on the setting of the OTP bit Ext. CLK
EN. By default the internal clock source is used as a reference.
An external clock can be connected to the pin COM/INC.
In case Ext. CLK EN is set, the output-mode which is
determined by the states of {COM/INC, Test3, Test2, Test1, Test0}
Figure 31 on page 23 during start-up is overwritten and U,V,W
commutation mode signals are activated.
After internal power on reset (POR_en), the OTP is read out.
When the Ext. CLK EN is programmed successfully, the COM/INC
pin is used as external clock for the PWM block. After 4 clock
cycles of Ext. CLK EN, the reset of TADC (TADC_rst) and the PWM
block is released.
ams Datasheet
[v2-06] 2016-Jan-26
Page 21
Document Feedback
AS5132 − Detailed Description
Figure 28:
Start-Up Procedure
POR_en
system_state
OTP_readout
RUN
Ext. CLK EN
TADC_rst
258*Tclk_sys
4*Tclk_sys
The reset for the PWM block is synchronized to the external
PWM clock. This ensures a save reset also in case the external
clock on COM/INC is already running during start-up.
Figure 29:
PWM Output Signal
T-high
T-low
Init (Error)
Angle Position
359 clocks
Zero degree
16 clocks
exit
8 clocks
Figure 30:
PWM Timing with Internal and External CLK Source
Symbol
Parameter
Min
Typ
Max
Unit
TPWMint
PWM Period internal
600
750
900
μs
Internal clock source
TPWMext
PWM Period external
μs
External clock provided
over COM / INC pin
CLKPWM
Clock external mode
Page 22
Document Feedback
383 / CLKPWM
0
766
Note
kHz
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Incremental Outputs
Two different incremental output modes are possible.
Quadrature A/B mode and selectable Step Mode can be selected
by the pins TEST0, TEST1, TEST2, TEST3 and COM / INC.
Figure 31:
Configuration of the Incremental Output Modes
COM /
INC
TEST3
1
1
1
1
1
0
0
0
0
0
0
0
TEST2
0
0
0
0
1
0
TEST1
0
0
1
1
0
0
Pin
Assignment
TEST0
Output Mode
0
Quadrature A/B/I Mode 90
pulses per channel
A → U_A
B → V_B
I → W_I
‘0’ → S
1
Stepmode 24 pulses and
Index width 2
‘0’ → U_A
‘0’ → V_B
‘0’ → W_I
S_24_2 → S
0
Stepmode 60 pulses and
Index width 2
‘0’ → U_A
‘0’ → V_B
‘0’ → W_I
S_60_2 → S
1
Stepmode 90 pulses and
Index width 2
‘0’ → U_A
‘0’ → V_B
‘0’ → W_I
S_90_2 → S
0
Stepmode 180 pulses and
Index width 2
‘0’ → U_A
‘0’ → V_B
‘0’ → W_I
S_180_2 → S
0
U,V,W Commutation Mode
(OTP setting)
U → U_A
V → V_B
W → W_I
‘0’ → S
Note(s):
1. The pin setting COM / INC has priority. In case of a low state the device is exclusively in the commutation mode. Not specified states
of TEST3, TEST2, TEST1 and TEST0 in incremental mode will enable the quadrature A/B/I mode. This configuration is only read once
at startup. It is not recommended to change the state during operation.
ams Datasheet
[v2-06] 2016-Jan-26
Page 23
Document Feedback
AS5132 − Detailed Description
Quadrature A/B Output
Absolute position
356
357
358
359
0
1
2
3
Figure 32:
Incremental Output of the AS5132
A
B
I
Figure 32 shows the two-channel quadrature output. The index
position is mapped to the absolute mechanical zero position.
The phase shift between channel A and B indicates the direction
of the magnet movement. Channel A leads channel B at a
clockwise rotation of the magnet (top view) by 90 electrical
degrees. Channel B leads channel A at a counter-clockwise
rotation.
Page 24
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Step Output Mode
Step Output mode provides a specific combination of the A
incremental signal and the index signal I. The number of pulse
can be configured with the input pattern of the test input pins.
356
357
358
359
0
1
2
3
Figure 33:
Step Mode of the AS5132 with Different Number of Pulses
Absolute position
S_180_2
175 176 177 178 179 180
STEP
2
1
2
S_90_2
87
STEP
88
89
90
1
S_60_2
STEP
58
5
6
1
2
2
3
4
5
6
7
59
60
1
1
2
2
3
4
5
352
353
354
355
356
357
358
359
0
1
2
3
4
5
6
7
8
9
10
11
Absolute position
S_24_2
ams Datasheet
[v2-06] 2016-Jan-26
4
356
357
358
359
0
1
2
3
Absolute position
STEP
3
356
357
358
359
0
1
2
3
Absolute position
1
24
1
1
2
2
3
Page 25
Document Feedback
AS5132 − Detailed Description
Pre-Commutation Function
This feature can be used to optimize the torque characteristic
at a certain speed of the BLDC motor. The output signals U, V
and W can be shifted by a specific number of degrees back and
forward. The AS5132 distinguish between the static and
dynamic pre commutation value. The static value is similar to
an additional zero programming and can be programmed only
once. The dynamic value is stored in the interface register and
can be changed during operation.
The pin DIR defines if the value of pre-commutation is added
or subtracted. The dynamic commutation register will be set to
zero after a rotation change indicated by the external pin DIR.
Due to internal synchronization, the outputs U,V,W will change
3 internal clock cycles after the change of DIR input signal.
Figure 34:
Definition of the Pre-Commutation Direction
DIR
Rotation
0
Clock wise
1
Counter clock wise
Consequence
PRE_COM values added to absolute angle
PRE_COM values subtracted from absolute angle
Figure 35:
Block Diagram of the Pre-Commutation Function
DIR
Tracking ADC
ANGLE<8:0>
OTP value
zero_ang<8:0>
Zero Angle
Adder
OTP value
PRE_COM_STAT<2:0>
PC Adder stat.
PC Adder dyn.
Dir
Dir
+/-
+/-
UVW ENC
U, V, W
SSI value
PRE_COM_DYN<6:0>
SSI Read Angle
PWM ENC
ABI ENC
PWM
A, B, Index
Note(s):
1. The dynamic pre-commutation is set to zero always if the direction is changed over the pin DIR. A new value PRE_COM_DYN must
be written again. The static pre-commutation is always enabled and will shift the output.
Page 26
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Commutation Output UVW
The pre-commutation function is used only at the U,V,W output.
Figure 36 shows the transition on the outputs U,V,W in case of
a two pole pair configuration. The static pre-commutation
value was set to 12 degrees.
Figure 36:
UVW Output Transitions with Pre-Commutation
Counter Clockwise rotation
12° static pre-commutation
90° mech. 78° mech.
180° electr. 180° electr.
60° mech.
120° electr.
48° mech.
120° electr.
-12°
198° mech.
60° electr.
210° mech.
60° electr.
120° electr.
258° mech.270° mech.
180° electr.180° electr.
ams Datasheet
[v2-06] 2016-Jan-26
240° electr.
0° mech.
0° electr.
-12° mech.
0° electr.
330° mech.
300° electr.
318° mech.
300° electr.
300° mech.
240° electr.
288° mech.
240° electr.
180° mech.
0° electr.
72° mech.
120° electr.
60° mech.
120° electr.
42° mech.
60° electr.
30° mech.
60° electr.
12° mech.
0° electr.
+12°
0° mech.
0° electr.
192° mech.
0° electr.
210° mech.
60° electr.
222° mech.
60° electr.
240° mech.
120° electr.
252° mech.
120° electr.
rotation
180° mech.
0° electr.
90° mech.
102° mech.
180° electr.
180° electr.
150° mech.
300° electr.
162° mech.
300° electr.
30° mech.
60° electr.
18° mech.
60° electr.
168° mech.
0° electr.
228° mech.
120° electr.
240° mech.
120° mech.
240° electr.
132° mech.
rotation
108° mech.
240° electr.
120° mech.
240° electr.
138° mech.
300° electr.
150° mech.
300° electr.
Clockwise rotation
12° static pre-commutation
342° mech.
300° electr.
330° mech.
300° electr.
312° mech.
240° electr.
300° mech.
282° mech. 240° electr.
270° mech.
180° electr.
180° electr.
Page 27
Document Feedback
AS5132 − Detailed Description
Figure 37:
Dynamic and Static Pre-Commutation
2 pole pairs, Counter Clockwise rotation
Static pre-commutation 0x00...0x06
Dynamic pre-commutation 0x00 … 0x3F
U
V
W
0
60
120
180
240
300
0
60
120
180
0
30
60
90
120
150
180
210
240
270
electrical angle
mechanical angle
2 pole pairs, Clockwise rotation
Static pre-commutation 0x00… 0x06
Dynamic pre-commutation 0x00 … 0x3F
U
V
W
0
60
120
180
240
300
0
60
120
180
0
30
60
90
120
150
180
210
240
270
Page 28
Document Feedback
electrical angle
mechanical angle
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Detailed Description
Hysteresis of the Incremental Outputs
A hysteresis is implemented to get a stable output value at the
SSI command and to reduce jitter at the PWM and UVW outputs.
At start up the hysteresis counter is at 0, the range is ±1 LSB.
The hysteresis can be deactivated by setting OTP bit Hyst_dis.
Figure 38:
Hysteresis of the Outputs
Hysteresis counter startup value
Effect of Hysteresis
aN
-1
5
0
1
4
Angle Output
Counter Range: 3 LSB
3
2
1
CW rotation
0
CCW rotation
0
1
2
3
4
5
6
aN
Magnet Position
Multi Turn Counter
A 9-bit register is used for counting the magnet’s revolutions.
With each zero transition in any direction, the output of a
special counter is incremented or decremented. The initial
value after reset is 0 LSB. Clockwise rotation gives increasing
angle values and positive turn count. Counter clockwise
rotation exhibits decreasing angle values and a negative turn
count respectively.
The counter output can be reset by using command 20 – SET
MT Counter. It is immediately reset by the rising clock edge of
this bit. Any zero crossing between the clock edge and the next
counter readout changes the counter value.
High Speed Operation
The AS5132 is using a fast tracking ADC (TADC) to determine
the angle of the magnet. The TADC is tracking the angle of the
magnet with cycle time of 2μs (typ. 1.4). Once the TADC is
synchronized with the angle, it sets the LOCK bit in the status
register. Once it is locked, it requires only one cycle
[2μs (typ. 1.4)] to track the moving magnet. The AS5132 can
operate in locked mode at rotational speeds up to max.
72,900 rpm.
ams Datasheet
[v2-06] 2016-Jan-26
Page 29
Document Feedback
AS5132 − Detailed Description
Propagation Delay
The propagation delay is the time required from reading the
magnetic field by the Hall sensors to calculating the angle and
making it available on the serial or PWM interface. While the
propagation delay is usually negligible on low speeds, it is an
important parameter at high speeds. The longer the
propagation delay, the larger becomes the angle error for a
rotating magnet as the magnet is moving while the angle is
calculated. The position error increases linearly with speed.
Error Detection
The following errors are detected by the system:
• Lock bit  The TADC has not yet found a valid angular
position
• AGC alarm  The AGC <5:1> value is “1 1111 binary”.
Magnetic field is too weak .
By default, Lock bit error should activate the error condition at
the outputs. The AGC alarm is permanently available at the
DIAG pin.
Error condition at commutation and incremental outputs:
• U, V and W outputs all ‘0’
• A, B and I outputs all ‘1’
Page 30
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Application Information
Application Information
Physical Placement of the Magnet
The best linearity can be achieved by placing the center of the
magnet exactly over the defined center of the IC package as
shown in Figure 39.
Figure 39:
Defined IC Center and Magnet Displacement Radius
Y
Z
X
PIN 1 Identification
4.1 ± 0. 235
The centre of the Hall sensor array is shifted by a constant value
in x axis indicated by the blue circle. In the application it is
important to refer to this point.
ams Datasheet
[v2-06] 2016-Jan-26
Page 31
Document Feedback
AS5132 − Application Information
Figure 40:
Vertical Cross Section of SSOP-20
Note(s):
1. All dimensions in mm.
2. Die is slightly off centered.
Page 32
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Package Drawings & Markings
Package Drawings & Markings
The device is available in a 20-Lead Shrink Small Outline
package.
Figure 41:
Package Drawings and Dimensions
AS5132 @
YYWWMZZ
Symbol
Min
Nom
Max
A
1.73
1.86
1.99
A1
0.05
0.13
0.21
A2
1.68
1.73
1.78
b
0.22
0.30
0.38
c
0.09
0.17
0.25
D
6.90
7.20
7.50
E
7.40
7.80
8.20
E1
5.00
5.30
5.60
e
-
0.65 BSC
-
L
0.55
0.75
0.95
L1
-
1.25 REF
-
L2
-
0.25 BSC
-
R
0.09
-
-
Θ
0º
4º
8º
N
20
RoHS
Green
Note(s):
1. Dimensions and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
ams Datasheet
[v2-06] 2016-Jan-26
Page 33
Document Feedback
AS5132 − Package Drawings & Mark ings
Figure 42:
Marking: @YYWWMZZ
@
YY
WW
M
ZZ
Sublot
identifier
Last two digits of the
manufacturing year
Manufacturing
week
Plant identifier
Assembly traceability
code
Recommended PCB Footprint
Figure 43:
PCB Footprint
Recommended Footprint Data
Page 34
Document Feedback
Symbol
mm
inch
A
9.02
0.355
B
6.16
0.242
C
0.46
0.018
D
0.65
0.025
E
6.31
0.248
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Ordering & Contact Information
Ordering & Contact Information
The devices are available as the standard products shown in
Figure 44.
Figure 44:
Ordering Information
Ordering Code
Package
Marking
Delivery Form
Delivery Quantity
AS5132-HSST
SSOP-20
AS5132
13'' Tape & Reel in dry pack
2000
AS5132-HSSM
SSOP-20
AS5132
7'' Tape & Reel in dry pack
500
Buy our products or get free samples online at:
www.ams.com/ICdirect
Technical Support is available at:
www.ams.com/Technical-Support
Provide feedback about this document at:
www.ams.com/Document-Feedback
For further information and requests, e-mail us at:
[email protected]
For sales offices, distributors and representatives, please visit:
www.ams.com/contact
Headquarters
ams AG
Tobelbaderstrasse 30
8141 Premstaetten
Austria, Europe
Tel: +43 (0) 3136 500 0
Website: www.ams.com
ams Datasheet
[v2-06] 2016-Jan-26
Page 35
Document Feedback
AS5132 − RoHS Compliant & ams Green Statement
RoHS Compliant & ams Green
Statement
RoHS: The term RoHS compliant means that ams AG products
fully comply with current RoHS directives. Our semiconductor
products do not contain any chemicals for all 6 substance
categories, including the requirement that lead not exceed
0.1% by weight in homogeneous materials. Where designed to
be soldered at high temperatures, RoHS compliant products are
suitable for use in specified lead-free processes.
ams Green (RoHS compliant and no Sb/Br): ams Green
defines that in addition to RoHS compliance, our products are
free of Bromine (Br) and Antimony (Sb) based flame retardants
(Br or Sb do not exceed 0.1% by weight in homogeneous
material).
Important Information: The information provided in this
statement represents ams AG knowledge and belief as of the
date that it is provided. ams AG bases its knowledge and belief
on information provided by third parties, and makes no
representation or warranty as to the accuracy of such
information. Efforts are underway to better integrate
information from third parties. ams AG has taken and continues
to take reasonable steps to provide representative and accurate
information but may not have conducted destructive testing or
chemical analysis on incoming materials and chemicals. ams AG
and ams AG suppliers consider certain information to be
proprietary, and thus CAS numbers and other limited
information may not be available for release.
Page 36
Document Feedback
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Copyrights & Disclaimer
Copyrights & Disclaimer
Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten,
Austria-Europe. Trademarks Registered. All rights reserved. The
material herein may not be reproduced, adapted, merged,
translated, stored, or used without the prior written consent of
the copyright owner.
Devices sold by ams AG are covered by the warranty and patent
indemnification provisions appearing in its General Terms of
Trade. ams AG makes no warranty, express, statutory, implied,
or by description regarding the information set forth herein.
ams AG reserves the right to change specifications and prices
at any time and without notice. Therefore, prior to designing
this product into a system, it is necessary to check with ams AG
for current information. This product is intended for use in
commercial applications. Applications requiring extended
temperature range, unusual environmental requirements, or
high reliability applications, such as military, medical
life-support or life-sustaining equipment are specifically not
recommended without additional processing by ams AG for
each application. This product is provided by ams AG “AS IS”
and any express or implied warranties, including, but not
limited to the implied warranties of merchantability and fitness
for a particular purpose are disclaimed.
ams AG shall not be liable to recipient or any third party for any
damages, including but not limited to personal injury, property
damage, loss of profits, loss of use, interruption of business or
indirect, special, incidental or consequential damages, of any
kind, in connection with or arising out of the furnishing,
performance or use of the technical data herein. No obligation
or liability to recipient or any third party shall arise or flow out
of ams AG rendering of technical or other services.
ams Datasheet
[v2-06] 2016-Jan-26
Page 37
Document Feedback
AS5132 − Document Status
Document Status
Document Status
Product Preview
Preliminary Datasheet
Datasheet
Datasheet (discontinued)
Page 38
Document Feedback
Product Status
Definition
Pre-Development
Information in this datasheet is based on product ideas in
the planning phase of development. All specifications are
design goals without any warranty and are subject to
change without notice
Pre-Production
Information in this datasheet is based on products in the
design, validation or qualification phase of development.
The performance and parameters shown in this document
are preliminary without any warranty and are subject to
change without notice
Production
Information in this datasheet is based on products in
ramp-up to full production or full production which
conform to specifications in accordance with the terms of
ams AG standard warranty as given in the General Terms of
Trade
Discontinued
Information in this datasheet is based on products which
conform to specifications in accordance with the terms of
ams AG standard warranty as given in the General Terms of
Trade, but these products have been superseded and
should not be used for new designs
ams Datasheet
[v2-06] 2016-Jan-26
AS5132 − Revision Information
Revision Information
Changes from 2-04 (2014-Sep-05) to current revision 2-06 (2016-Jan-26)
Page
2-04 (2014-Sep-05) to 2-05 (2016-Jan-22)
Updated text under General Description section
1
Updated Figure 1
1
Updated Figure 4
4
Updated Figure 14
12
Updated text under Figure 17
13
Updated Figure 18
15
Updated Programming Verification section
19
Updated Figure 27
21
2-05 (2016-Jan-22) to 2-06 (2016-Jan-26)
Updated Figure 4
4
Updated Figure 14
12
Updated Figure 27
21
Note(s):
1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
2. Correction of typographical errors is not explicitly mentioned.
ams Datasheet
[v2-06] 2016-Jan-26
Page 39
Document Feedback
AS5132 − Content Guide
Content Guide
Page 40
Document Feedback
1
1
2
3
General Description
Key Benefits & Features
Applications
Block Diagram
4
6
Pin Assignment
Absolute Maximum Ratings
7
7
7
8
8
8
9
9
Electrical Characteristics
Operating Conditions
System Parameters
Magnet Specifications
Programming Parameters
DC Characteristics of Digital Inputs
DC Characteristics of Digital Outputs
Timing Characteristics
11
12
13
15
19
21
21
23
24
25
26
27
29
29
29
30
30
Detailed Description
Synchronous Serial Interface (SSI)
Commands of the SSI in Normal Mode
Extended Synchronous Serial Interface Mode
Programming Verification
Pulse Width Modulation (PWM) Output
PWM External Clock
Incremental Outputs
Quadrature A/B Output
Step Output Mode
Pre-Commutation Function
Commutation Output UVW
Hysteresis of the Incremental Outputs
Multi Turn Counter
High Speed Operation
Propagation Delay
Error Detection
31
31
Application Information
Physical Placement of the Magnet
33
34
Package Drawings & Markings
Recommended PCB Footprint
35
36
37
38
39
Ordering & Contact Information
RoHS Compliant & ams Green Statement
Copyrights & Disclaimer
Document Status
Revision Information
ams Datasheet
[v2-06] 2016-Jan-26