D. Goren, R. Gordin, M. Zelikson
! "
#
$%&'(
)
*
(
+
,.
)
(
/0
(
-#
+
+
#
-1
,
.
High Level Design
Architecture
2
(
Floorplan
(
3
'
Identify critical interconnect
4
Schematic design
including T-line models
5
3!
Physical Design.
T-lines as p-cells
Smart Extraction
6
7
7
!
1 *
Final Simulation
5
,$.
Microstrip T-lines
$
%
%
%
%
%
v
i
a
v
i
a
v
i
a
%
2
$
2
%
v
i
a
%
,2.
Coplanar T-lines
%
%
%
$
2
%
+
T-line
structure
Equivalent
RLC
network
T-line: R(f),
L(f), C(f)
1
!
* 8
!
*
!
*
0
3
+
+
*
;2<
9
9:
+
9
9
:
*
+
:
9
:
:
9
:
9
'
!
#
(
*
""
$
#
)
*
%
$
%
&&
#
$
9
8
9
**
-6:;
>
+
*
-
.
*
0
11
**
+
*
=
=%
=
=%
=
=%
,
*
/
,*
*
#
)/
+ #
%
1
2 (31
4 ) )( 55%
-667
9
0
$
1
=
=
$
!
>
=!$
<
$
+=)
*
8
<
9
,*
/
*
0
$
=!
*
$
( < (> (
:
!
!
f rel
""
#
&&
#
$
1
2
s
s
$
$
$
:
%,.
,.
%
#
(
+
-
(
+
Gs
Cs
s
s
:
*
=
%,.
=
$
,.
=%
>
*
$
=
$
$
G si
C si
#
{C0, G0=0}, {C , G }, plus
n-1 {C(fk), G(fk)} values
:
?*
*
* *
=%
$
s
s
=
*
,
,
.
.
%
#
%
;?@$<A $B
4
$<<
@ (
%
$
2
;,? $<<. $B
%
@
3
%
%
,
.
C
$
2
%
,.
5
5
)
%
D
$
$
4E<<
%
%
<"
?
<"
?
5
5
<"
2
5
(f)
,$ $.
silicon
$
**
#
2 f*L*length ~ Rsilicon
4
44
4
# *
5
+
$
*
$ @
$
$
4E<<
%
%
<"
?
<"
?
5
5
<"
2
5
(f)
,$ $.
silicon
# =4
#
"
%& > =
CD
%
% %
;A
*
*
%
%
$
#
*
'7) 0
%
'B) 0
At f=100 GHz, the onset of silicon substrate longitudinal current
Is when: silicon~0.1 Ohm-cm – very low! Real values are (1-15) Ohm-cm !
-1
( /B
( /B
( /B
$$,
.
$$,
.
$2,
.
$2,
.
(
#
#:
CDE4
( /B
(
$$,
.
$$,
.
$2,
.
$2,
.
#;
CDE4
(
#
( /B
(
$$,
.
$$,
.
$2,
.
$2,
.
#;
CDE4
(
#