IDT IDT70V9179L9PFI

HIGH-SPEED 3.3V 64/32K x 9
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
Features:
◆
◆
◆
◆
◆
◆
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 6.5/7.5/9/12ns (max.)
– Industrial: 9ns (max.)
Low-power operation
– IDT70V9189/79L
Active: 500mW (typ.)
Standby: 1.5mW (typ.)
Flow-Through or Pipelined output mode on either port via
the FT/PIPE pins
Counter enable and reset features
Dual chip enables allow for depth expansion without
◆
◆
◆
◆
IDT70V9189/79L
additional logic
Full synchronous operation on both ports
– 4ns setup to clock and 0ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 6.5ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 10ns cycle time, 100MHz operation in Pipelined output mode
LVTTL- compatible, single 3.3V (±0.3V) power supply
Industrial temperature range (–40°C to +85°C) is
available for selected speeds
Available in a 100-pin Thin Quad Flatpack (TQFP)
Functional Block Diagram
R/WR
OER
R/W
OE L
CE0L
CE1L
FT/PIPEL
0/1
1
CE0R
CE1R
1
0
0/1
1
0
0/1
0
0
1
0/1
FT/PIPER
,
I/O0L - I/O8L
I/O0R - I/O8R
I/O
Control
I/O
Control
A15L(1)
A0L
CLKL
ADSL
CNTENL
CNTRSTL
A 15R(1)
Counter/
Address
Reg.
MEMORY
ARRAY
Counter/
Address
Reg.
A0R
CLKR
ADSR
CNTENR
CNTRSTR
4860 drw 01
NOTE:
1. A15 X is a NC for IDT70V9179.
FEBRUARY 2004
1
©2004 Integrated Device Technology, Inc.
DSC-4860/3
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Description:
The IDT70V9189/79 is a high-speed 64/32K x 9 bit synchronous Dual
Port RAM. The memory array utilizes Dual-Port memory cells to allow
simultaneous access of any address from both ports. Registers on control,
data, and address inputs provide minimal setup and hold times. The timing
latitude provided by this approach allows systems to be designed with very
short cycle times.
Industrial and Commercial Temperature Ranges
With an input data register, the IDT70V9189/79 has been optimized for
applications having unidirectional or bidirectional data flow in bursts. An
automatic power down feature, controlled by CE0 and CE1, permits the
on-chip circuitry of each port to enter a very low standby power mode.
Fabricated using IDT’s CMOS high-performance technology, these
devices typically operate on only 500mW of power.
NC
NC
A6L
A5L
A4L
A3L
A2L
A1L
A0L
CNTENL
CLKL
ADSL
Vss
Vss
01/15/04
Index
NC
NC
A7L
A8L
A9L
A10L
A11L
A12L
A13L
A14L
A15L(1)
NC
VDD
NC
NC
NC
NC
CE0L
CE1L
CNTRSTL
R/WL
OEL
FT/PIPEL
NC
NC
ADSR
CLKR
CNTENR
A0R
A1R
A2R
A3R
A4R
A5R
A6R
NC
Pin Configuration(2,3,4)
10099 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
75
2
74
3
73
72
4
1
5
6
71
70
7
69
8
68
67
9
10
70V9189/79PF
PN100-1(5)
11
12
66
65
64
63
13
100-Pin TQFP
Top View(6)
14
15
62
61
16
60
17
18
59
58
19
20
57
56
21
55
22
54
53
23
52
24
51
25
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
NC
NC
A 7R
A 8R
A 9R
A 10R
A 11R
A 12R
A 13R
A 14R
A15R(1)
NC
Vss
NC
NC
NC
NC
CE0R
CE1R
CNTRSTR
R/WR
OER
,
FT/PIPER
Vss
NC
Vss
I/O8L
I/O7L
I/O6L
I/O5L
I/O4L
I/O3L
I/O2L
Vss
I/O1L
I/O0L
VDD
Vss
I/O0R
I/O1R
I/O2R
VDD
I/O3R
I/O4R
I/O5R
I/O6R
I/O7R
I/O8R
NC
NC
4860 drw 02
NOTES:
1. A15X is a NC for IDT70V9179.
2. All Vcc pins must be connected to power supply.
3. All GND pins must be connected to ground.
4. Package body is approximately 14mm x 14mm x 1.4mm.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
6.42
2
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Pin Names
Left Port
Right Port
Names
CE0L, CE1L
CE0R, CE1R
Chip Enables
R/WL
R/WR
Read/Write Enable
OEL
Output Enable
OER
(1)
(1)
A0L - A15L
A0R - A15R
Address
I/O0L - I/O8L
I/O0R - I/O8R
Data Input/Output
CLKL
CLKR
Clock
ADSL
ADSR
Address Strobe Enable
CNTENL
CNTENR
Counter Enable
CNTRSTL
CNTRSTR
Counter Reset
FT/PIPEL
FT/PIPER
Flow-Through / Pipeline
VDD
Power (3.3V)
VSS
Ground (0V)
NOTE:
1. Address A15X is NC for IDT70V9179.
2. LB and UB are single buffered regardless of state of FT/PIPE.
3. CEo and CE1 are single buffered when FT/PIPE = VIL,
CEo and CE 1 are double buffered when FT/PIPE = VIH,
i.e. the signals take two cycles to deselect.
4860 tbl 01
Truth Table I—Read/Write and Enable Control(1,2,3)
OE
CLK
CE0
CE1
R/W
I/O0-8
X
↑
H
X
X
High-Z
Deselected–Power Down
X
↑
X
L
X
High-Z
Deselected–Power Down
X
↑
L
H
L
DATAIN
Write
L
↑
L
H
H
DATAOUT
Read
H
X
L
H
X
High-Z
MODE
Outputs Disabled
4860 tbl 02
NOTES:
1. "H" = VIH, "L" = V IL, "X" = Don't Care.
2. ADS, CNTEN, CNTRST = X.
3. OE is an asynchronous input signal.
Truth Table II—Address Counter Control(1,2,3)
External
Address
Previous
Internal
Address
Internal
Address
Used
CLK
An
X
An
↑
ADS
L(4)
CNTRST
I/O(3)
X
H
DI/O (n)
H
DI/O(n+1)
Counter Enabled—Internal Address generation
External Address Blocked—Counter disabled (An + 1 reused)
X
An
An + 1
↑
X
An + 1
An + 1
↑
H
H
H
DI/O(n+1)
X
X
A0
↑
X
X
L(4)
DI/O(0)
H
MODE
CNTEN
(5)
L
External Address Used
Counter Reset to Address 0
NOTES:
1. "H" = V IH, "L" = VIL, "X" = Don't Care.
2. CE 0 and OE = VIL; CE1 and R/W = VIH.
3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
4. ADS and CNTRST are independent of all other signals including CE0 and CE1.
5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE0 and CE1.
6.42
3
4860 tbl 03
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Recommended DC Operating
Conditions
Recommended Operating
Temperature and Supply Voltage
Grade
Industrial
Symbol
Ambient
Temperature(2)
GND
VDD
0OC to +70OC
0V
3.3V + 0.3V
-40OC to +85OC
0V
3.3V + 0.3V
Commercial
NOTES:
1. This is the parameter TA. This is the "instant on" case temperature.
Industrial and Commercial Temperature Ranges
4860 tbl 04
Parameter
V DD
Supply Voltage
V SS
Ground
V IH
Input High Voltage
VIL
Input Low Voltage
Min.
Typ.
Max.
Unit
3.0
3.3
3.6
V
0
0
0
2.0V
____
(1)
-0.3
V
V CC+0.3V
(2)
V
0.8
____
V
4860 tbl 05
NOTES:
1. VIL > -1.5V for pulse width less than 10 ns.
2. VTERM must not exceed VDD +0.3V.
Absolute Maximum Ratings(1)
Symbol
Capacitance(1)
Rating
Commercial
& Industrial
Unit
VTERM(2)
Terminal Voltage
with Respect to
GND
-0.5 to +4.6
V
TBIAS
Temperature
Under Bias
-55 to +125
o
C
TSTG
Storage
Temperature
-65 to +150
o
C
TJN
Junction
Temperature
+150
o
C
IOUT
DC Output Current
(TA = +25°C, f = 1.0MHZ)
Symbol
CIN
COUT(3)
Parameter
Input Capacitance
Output Capacitance
Conditions(2)
Max.
Unit
VIN = 3dV
9
pF
VOUT = 3dV
10
pF
4860 tbl 07
50
NOTES:
1. These parameters are determined by device characterization, but are not
production tested.
2. 3dV references the interpolated capacitance when the input and output switch
from 0V to 3V or from 3V to 0V.
3. COUT also references C I/O.
mA
4860 tbl 06
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated
in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed VDD +0.3V for more than 25% of the cycle time or 10ns
maximum, and is limited to < 20mA for the period of VTERM > VDD + 0.3V.
3. Ambient Temperature Under DC Bias. NO AC Conditions. Chip Deselected.
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)
70V9189/79L
Symbol
Parameter
Test Conditions
(1)
Min.
Max.
Unit
|ILI|
Input Leakage Current
VDD = 3.6V, VIN = 0V to VDD
___
5
µA
|ILO|
Output Leakage Current
CE = VIH or CE1 = VIL, VOUT = 0V to VDD
___
5
µA
VOL
Output Low Voltage
IOL = +4mA
___
0.4
V
VOH
Output High Voltage
IOH = -4mA
2.4
___
V
4860 tbl 08
NOTE:
1. At VDD < 2.0V input leakages are undefined.
6.42
4
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
DC Electrical Characteristics Over the Operating
Temperature Supply Voltage Range(3) (VDD = 3.3V ± 0.3V)
70V9189/79L6
Com'l Only
Symbol
ICC
ISB1
ISB2
ISB3
ISB4
Parameter
Test Condition
Version
70V9189/79L7
Com'l Only
70V9189/79L9
Com'l & Ind
70V9189/79L12
Com'l Only
Typ.(4)
Max.
Typ. (4)
Max.
Typ. (4)
Max.
Typ. (4)
Max.
Unit
mA
Dynamic Operating
Current (Both
Ports Active)
CEL and CER= VIL,
Outputs Disabled,
f = fMAX(1)
COM'L
L
220
350
200
310
180
260
150
230
IND
L
____
____
____
____
180
280
____
____
Standby Current
(Both Ports - TTL
Level Inputs)
CEL = CER = VIH
COM'L
L
70
130
65
130
50
100
40
80
f = fMAX(1)
IND
L
____
____
____
____
50
120
____
____
Standby
Current (One
Port - TTL
Level Inputs)
CE"A" = VIL and
CE"B" = VIH(5)
Active Port Outputs
Disabled, f=fMAX(1)
COM'L
L
150
250
140
245
110
190
100
175
IND
L
____
____
____
____
110
205
____
____
Full Standby
Current (Both
Ports - CMOS
Level Inputs)
Both Ports CEL and
CER > VDD - 0.2V,
VIN > VDD - 0.2V or
VIN < 0.2V, f = 0(2)
COM'L
L
0.4
3
0.4
3
0.4
3
0.4
3
IND
L
____
____
____
____
0.4
6
____
____
Full Standby
Current (One
Port - CMOS
Level Inputs)
CE"A" < 0.2V and
COM'L
CE"B" > VDD - 0.2V(5)
VIN > VDD - 0.2V or
VIN < 0.2V, Active Port,
IND
Outputs Disabled, f = fMAX(1)
L
140
240
130
235
100
180
90
165
L
____
____
____
____
100
195
____
____
mA
mA
mA
mA
4860 tbl 09
NOTES:
1. At f = f MAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tCYC, using "AC TEST CONDITIONS" at input
levels of GND to 3V.
2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. ICC DC(f=0) = 90mA (Typ).
5. CE X = VIL means CE0X = VIL and CE1X = VIH
CE X = VIH means CE0X = VIH or CE1X = V IL
CE X < 0.2V means CE0X < 0.2V and CE1X > VCC - 0.2V
CE X > VDD - 0.2V means CE0X > VDD - 0.2V or CE1X < 0.2V
"X" represents "L" for left port or "R" for right port.
6.42
5
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
AC Test Conditions
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
3ns Max.
Input Timing Reference Levels
1.5V
Output Reference Levels
1.5V
Output Load
Figures 1, 2, and 3
4860 tbl 10
3.3V
3.3V
590Ω
590Ω
DATAOUT
DATAOUT
30pF
435Ω
5pF*
435Ω
4860 drw 03
4860 drw 04
Figure 2. Output Test Load
(For tCKLZ, tCKHZ, tOLZ, and tOHZ ).
*Including scope and jig.
Figure 1. AC Output Test load.
8
7
- 10pF is the I/O capacitance
of this device, and 30pF is the
AC Test Load Capacitance
6
5
tCD1,
tCD2
(Typical, ns)
4
3
2
1
0
-1
20 40 60 80 100 120 140 160 180 200
Capacitance (pF)
4860 drw 05
Figure 3. Typical Output Derating (Lumped Capacitive Load).
6.42
6
.
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
AC Electrical Characteristics Over the Operating Temperature Range
(Read and Write Cycle Timing)(3) (VDD = 3.3V ± 0.3V, TA = 0°C to +70°C)
Symbol
tCYC1
tCYC2
tCH1
tCL1
tCH2
Parameter
Clock Cycle Time (Flow-Through)
Clock Cycle Time (Pipelined)
(2)
(2)
70V9189/79L7
Com'l Only
70V9189/79L9
Com'l & Ind
70V9189/79L12
Com'l Only
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
19
____
22
____
25
____
30
____
ns
ns
10
____
12
____
15
____
20
____
(2)
6.5
____
7.5
____
12
____
12
____
ns
(2)
ns
Clock High Time (Flow-Through)
Clock Low Time (Flow-Through)
70V9189/79L6
Com'l Only
6.5
____
7.5
____
12
____
12
____
(2)
4
____
5
____
6
____
8
____
ns
(2)
4
____
5
____
6
____
8
____
ns
Clock High Time (Pipelined)
tCL2
Clock Low Time (Pipelined)
tR
Clock Rise Time
____
3
____
3
____
3
____
3
ns
tF
Clock Fall Time
____
3
____
3
____
3
____
3
ns
tSA
Address Setup Time
3.5
____
4
____
4
____
4
____
ns
tHA
Address Hold Time
0
____
0
____
1
____
1
____
ns
tSC
Chip Enable Setup Time
3.5
____
4
____
4
____
4
____
ns
tHC
Chip Enable Hold Time
0
____
0
____
1
____
1
____
ns
tSW
R/W Setup Time
3.5
____
4
____
4
____
4
____
ns
tHW
R/W Hold Time
0
____
0
____
1
____
1
____
ns
tSD
Input Data Setup Time
3.5
____
4
____
4
____
4
____
ns
tHD
Input Data Hold Time
0
____
0
____
1
____
1
____
ns
ns
tSAD
ADS Setup Time
3.5
____
4
____
4
____
4
____
tHAD
ADS Hold Time
0
____
0
____
1
____
1
____
ns
CNTEN Setup Time
3.5
____
4
____
4
____
4
____
ns
CNTEN Hold Time
0
____
0
____
1
____
1
____
ns
CNTRST Setup Time
3.5
____
4
____
4
____
4
____
ns
tHRST
CNTRST Hold Time
0
____
0
____
1
____
1
____
ns
tOE
Output Enable to Data Valid
____
6.5
____
9
____
12
____
12
ns
2
____
2
____
2
____
2
____
ns
tSCN
tHCN
tSRST
tOLZ
tOHZ
tCD1
(1)
Output Enable to Output Low-Z
(1)
Output Enable to Output High-Z
Clock to Data Valid (Flow-Through)
(2)
(2)
1
7
1
7
1
7
1
7
ns
____
15
____
18
____
20
____
25
ns
____
6.5
____
7.5
____
9
____
12
ns
ns
tCD2
Clock to Data Valid (Pipelined)
tDC
Data Output Hold After Clock High
2
____
2
____
2
____
2
____
tCKHZ
Clock High to Output High-Z(1)
2
9
2
9
2
9
2
9
ns
tCKLZ
Clock High to Output Low-Z(1)
2
____
2
____
2
____
2
____
ns
Port-to-Port Delay
tCWDD
Write Port Clock High to Read Data Delay
____
24
____
28
____
35
____
40
ns
tCCS
Clock-to-Clock Setup Time
____
9
____
10
____
15
____
15
ns
4860 tbl 11
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed
by device
characterization, but is not production tested.
2. The Pipelined output parameters (tCYC2, tCD2 ) apply to either or both the Left and Right ports when FT/PIPE = VIH. Flow-through parameters (tCYC1, tCD1) apply
when FT/PIPE = VIL for that port.
3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER, and FT/PIPEL.
6.42
7
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Read Cycle for
Flow-Through Output (FT/PIPE"X" = VIL)(3,6)
tCYC1
tCH1
tCL1
CLK
CE0
tSC
tSC
tHC
(4)
CE1
R/W
tSW tHW
tSA
(5)
ADDRESS
tHA
An
An + 1
An + 2
DATAOUT
tCKHZ (1)
Qn
tCKLZ
An + 3
tDC
tCD1
OE
tHC
Qn + 1
Qn + 2
(1)
(1)
tOHZ
tDC
tOLZ (1)
(2)
tOE
4860 drw 06
Timing Waveform of Read Cycle for Pipelined Output
(FT/PIPE"X" = VIH)(3,6)
tCYC2
tCH2
tCL2
CLK
CE0
tSC
tSC
tHC
tHC
(4)
CE1
R/W
ADDRESS(5)
tSW
tHW
tSA
tHA
An
An + 1
(1 Latency)
An + 2
tDC
tCD2
DATAOUT
Qn
(1)
tCKLZ
OE
An + 3
(6)
Qn + 1
tOHZ(1)
Qn + 2
tOLZ(1)
(2)
tOE
4860 drw 07
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
3. ADS = VIL, CNTEN and CNTRST = VIH.
4. The output is disabled (High-Impedance state) by CE 0 = V IH or CE 1 = V IL following the next rising edge of the clock. Refer to Truth Table 1.
5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
are for reference use only.
6. "X' here denotes Left or Right port. The diagram is with respect to that port.
6.42
8
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of a Bank Select Pipelined Read(1,2)
tCH2
tCYC2
tCL2
CLK
tSA
tHA
A0
ADDRESS(B1)
tSC
tHC
CE0(B1)
tSC
tHC
Q0
DATAOUT(B1)
tCD2
Q3
Q1
tDC
tDC
tSA
tCKHZ(3)
tCD2
tCD2
tCKLZ
(3)
tCKHZ (3)
tHA
A0
ADDRESS(B2)
A6
A5
A4
A3
A2
A1
A6
A5
A4
A3
A2
A1
tSC tHC
CE0(B2)
tSC
tHC
tCD2
DATAOUT(B2)
tCKLZ(3)
tCKHZ
(3)
tCD2
Q2
Q4
tCKLZ (3)
4860 drw 08
Timing Waveform of a Bank Select Flow-Through Read(6)
tCH1
tCYC1
tCL1
CLK
tSA
ADDRESS(B1)
CE0(B1)
tH
A
A0
tSC
A6
A5
A4
A3
A2
A1
tHC
tSC tHC
tCD1
tCD1
D0
DATAOUT(B1)
tDC
tSA
(1)
tCD1
tCD1
D3
D1
tDC
tCKLZ
(1)
D5
tCKHZ(1)
tCKLZ
(1)
tHA
A0
ADDRESS(B2)
tCKHZ
A1
A6
A5
A4
A3
A2
tSC tHC
CE0(B2)
tSC
tHC
tCD1
DATAOUT(B2)
tCKLZ
(1)
tCKHZ
(1)
tCD1
D2
tCKLZ
(1)
tCKHZ
(1)
D4
,
4860 drw 08a
NOTES:
1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9089/79 for this waveform,
and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. OE and ADS = VIL; CE1(B1) , CE1(B2) , R/W, CNTEN, and CNTRST = VIH.
3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
4. CE 0 and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
5. OE = V IL for the Right Port, which is being read from. OE = VIH for the Left Port, which is being written to.
6. If t CCS < maximum specified, then data from right port READ is not valid until the maximum specified for tCWDD.
If t CCS > maximum specified, then data from right port READ is not valid until tCCS + t CD1. tCWDD does not apply in this case.
6.42
9
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform with Port-to-Port Flow-Through Read(4,5,7)
CLK "A"
tSW tHW
R/W "A"
tSA
ADDRESS "A"
tHA
tSD
DATAIN "A"
NO
MATCH
MATCH
tHD
VALID
tCCS
(6)
CLK "B"
tCD1
R/W "B"
ADDRESS "B"
tSW
tHW
tSA
tHA
NO
MATCH
MATCH
tCWDD
(6)
tCD1
DATAOUT "B"
VALID
VALID
tDC
tDC
4860 drw 09
NOTES:
1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9189/79 for this waveform, and are setup for depth expansion in this
example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. OE, and ADS = VIL; CE1(B1), CE1(B2), R/W, CNTEN, and CNTRST = VIH.
3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
4. CE0 and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
5. OE = VIL for the Right Port, which is being read from. OE = VIH for the Left Port, which is being written to.
6. If t CCS < maximum specified, then data from right port READ is not valid until the maximum specified for t CWDD.
If tCCS > maximum specified, then data from right port READ is not valid until tCCS + tCD1 . tCWDD does not apply in this case.
7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".
6.42
10
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Pipelined Read-to-Write-to-Read (OE = VIL)(3)
tCYC2
tCH2
tCL2
CLK
CE0
tSC
tHC
CE1
tSW tHW
R/W
(4)
ADDRESS
tSW tHW
An
tSA tHA
An +1
An + 2
An + 4
An + 3
An + 2
tSD tHD
DATAIN
Dn + 2
tCD2
(2)
tCKHZ
(1)
tCKLZ
(1)
tCD2
Qn + 3
Qn
DATAOUT
READ
NOP
(5)
WRITE
READ
4860 drw 10
Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)
tCH2
tCYC2
tCL2
CLK
CE0
tSC
tHC
CE1
tSW tHW
R/W
(4)
ADDRESS
tSW tHW
An
tSA tHA
An +1
An + 2
An + 3
An + 4
An + 5
tSD tHD
DATAIN
Dn + 3
Dn + 2
tCD2
(2)
tCKLZ(1)
tCD2
Qn
DATAOUT
Qn + 4
tOHZ(1)
OE
READ
WRITE
READ
4860 drw 11
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. CE0 and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for
reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.
6.42
11
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Flow-Through Read-to-Write-to-Read (OE = VIL)(3)
tCH1
tCYC1
tCL1
CLK
CE0
tSC
tHC
CE1
tSW tHW
R/W
tSW tHW
(4)
ADDRESS
tSA
An
tHA
An +1
An + 2
An + 4
An + 3
An + 2
tSD tHD
DATAIN
Dn + 2
tCD1
(2)
tCD1
Qn
DATAOUT
tCD1
tCD1
Qn + 1
tDC
tCKHZ
READ
NOP
(1)
(5)
tCKLZ
Qn + 3
tDC
(1)
READ
WRITE
4860 drw 12
Timing Waveform of Flow-Through Read-to-Write-to-Read (OE Controlled)(3)
tCYC1
tCH1
tCL1
CLK
CE0
tSC
tHC
CE1
tSW tHW
tSW tHW
R/W
(4)
An
tSA tHA
ADDRESS
An +1
DATAIN
(2)
DATAOUT
An + 2
tSD tHD
An + 3
Dn + 2
Dn + 3
tDC
tCD1
Qn
An + 4
tOE
tCD1
(1)
tOHZ
(1)
An + 5
tCKLZ
tCD1
Qn + 4
tDC
OE
READ
WRITE
READ
4860 drw 13
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. CE0 and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for
reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.
6.42
12
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Pipelined Read with Address Counter Advance(1)
tCH2
tCYC2
tCL2
CLK
tSA
ADDRESS
tHA
An
tSAD tHAD
ADS
tSAD tHAD
CNTEN
tSCN tHCN
tCD2
DATAOUT
Qx - 1(2)
Qn + 2(2)
Qn + 1
Qn
Qx
Qn + 3
tDC
READ
EXTERNAL
ADDRESS
READ
WITH
COUNTER
COUNTER
HOLD
READ WITH COUNTER
4860 drw 14
Timing Waveform of Flow-Through Read with Address Counter Advance(1)
tCH1
tCYC1
tCL1
CLK
tSA
ADDRESS
tHA
An
tSAD tHAD
tSAD tHAD
ADS
tSCN tHCN
CNTEN
tCD1
DATAOUT
Qx(2)
Qn
Qn + 1
Qn + 2
Qn + 3(2)
Qn + 4
tDC
READ
EXTERNAL
ADDRESS
READ WITH COUNTER
COUNTER
HOLD
READ
WITH
COUNTER
4860 drw 15
NOTES:
1. CE0 and OE = VIL; CE1, R/W, and CNTRST = VIH.
2. If there is no address change via ADS = VIL (loading a new address) or CNTEN = VIL (advancing the address), i.e. ADS = VIH and CNTEN = VIH, then the data
output remains constant for subsequent clocks.
6.42
13
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Write with Address Counter Advance
(Flow-Through or Pipelined Outputs)(1)
tCH2
tCYC2
tCL2
CLK
tSA
tHA
An
ADDRESS
INTERNAL(3)
ADDRESS
An(7)
An + 2
An + 1
An + 4
An + 3
tSAD tHAD
ADS
CNTEN(7)
tSD tHD
Dn + 1
Dn
DATAIN
WRITE
EXTERNAL
ADDRESS
Dn + 1
Dn + 4
Dn + 3
Dn + 2
WRITE
WRITE
WITH COUNTER COUNTER HOLD
WRITE WITH COUNTER
4860 drw 16
Timing Waveform of Counter Reset (Pipelined Outputs)(2)
tCH2
tCYC2
tCL2
CLK
tSA tHA
An
ADDRESS(4)
INTERNAL(3)
ADDRESS
Ax (6)
0
1
An + 2
An + 1
An
An + 1
tSW tHW
R/W
ADS
tSAD tHAD
CNTEN
tSCN tHCN
tSRST tHRST
CNTRST
tSD
tHD
D0
DATAIN
DATAOUT(5)
Q1
Q0
COUNTER
RESET
(6)
WRITE
ADDRESS 0
READ
ADDRESS 0
READ
ADDRESS 1
READ
ADDRESS n
Qn
READ
ADDRESS n+1
NOTES:
4860 drw 17
1. CE0 and R/W = VIL; CE1 and CNTRST = VIH.
2. CE0 = VIL; CE1 = VIH.
3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDR0 will be accessed. Extra cycles
are shown here simply for clarification.
7. CNTEN = VIL advances Internal Address from ‘An’ to ‘An +1’. The transition shown indicates the time required for the counter to advance.
The ‘An +1’ Address is written to during this cycle.
6.42
14
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Functional Description
Depth and Width Expansion
The IDT70V9189/79 provides a true synchronous Dual-Port Static
RAM interface. Registered inputs provide minimal set-up and hold times
on address, data, and all critical control inputs. All internal registers are
clocked on the rising edge of the clock signal, however, the self-timed
internal write pulse is independent of the LOW to HIGH transition of the clock
signal.
An asynchronous output enable is provided to ease asynchronous
bus interfacing. Counter enable inputs are also provided to staff the
operation of the address counters for fast interleaved memory applications.
CE0 = VIH or CE1 = VIL for one clock cycle will power down the internal
circuitry to reduce static power consumption. Multiple chip enables allow
easier banking of multiple IDT70V9189/79's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are
required with CE0 = VIL and CE1 = VIH to re-activate the outputs.
The IDT70V9189/79 features dual chip enables (refer to Truth Table
I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the varioius chip
enables in order to expand two devices in depth.
The IDT70V9189/79 can also be used in applications requiring
expanded width, as indicated in Figure 4. Since the banks are allocated
at the discretion of the user, the external controller can be set up to drive
the input signals for the various devices as required to allow for 18-bit or
wider applications.
A16/A15(1)
IDT70V9189/79
CE0
IDT70V9189/79
CE1 VDD
CE1
CE1
IDT70V9189/79
CE0
Control Inputs
VDD
Control Inputs
Control Inputs
IDT70V9189/79
CE0
CE1
CE0
Control Inputs
4860 drw 18
Figure 4. Depth and Width Expansion with IDT70V9189/79
NOTE:
1. A16 is for IDT70V9189. A15 is for IDT70V9179.
6.42
15
CNTRST
CLK
ADS
CNTEN
R/W
OE
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Ordering Information
IDT
XXXXX
A
99
A
A
Device
Type
Power
Speed
Package
Process/
Temperature
Range
Blank
I
Commercial (0°C to +70°C)
Industrial (-40°C to +85°C)
PF
100-pin TQFP (PN100-1)
6
7
9
12
L
Commercial Only
Commercial Only
Commercial & Industrial
Commercial Only
Speed in nanoseconds
Low Power
.
70V9189 576K (64K x 9-Bit) Synchronous Dual-Port RAM
70V9179 288K (32K x 9-Bit) Synchronous Dual-Port RAM
4860 drw 19
IDT Clock Solution for IDT70V9189/79 Dual-Port
Dual-Port I/O Specitications
IDT Dual-Port
Part Number
70V9189/79
Voltage
3.3
I/O
LVTTL
Clock Specifications
Input
Capacitance
9pF
Input Duty
Cycle
Requirement
40%
Maximum
Frequency
100
Jitter
Tolerance
150ps
IDT
PLL
Clock Device
IDT
Non-PLL Clock
Device
2305
2308
2309
49FCT3805
49FCT3805D/E
74FCT3807
74FCT3807D/E
4860 tbl 12
6.42
16
IDT70V9189/79L
High-Speed 64/32K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Datasheet Document History
9/30/99:
11/12/99:
1/10/01:
01/15/04:
Initial Public Release
Replaced IDT logo
Page 3 Changed information in Truth Table II
Page 4 Increased storage temperature parameters
Clarified TA parameter
Page 5 DC Electrical parameters–changed wording from "open" to "disabled"
Changed ±200mV to 0mV in notes
Removed Preliminary status
Consolidated multiple devices into one datasheet
Changed naming conventions from VCC to VDD and from GND to Vss
Removed I-temp footnote
Page 2 Added date revision to pin configuration
Page 4 Added Junction Temperature to Absolute Maximum Ratings Table
Added Ambient Temperature footnote
Page 5 Added I-temp numbers for 9ns speed to the DC Electrical Characteristics Table
Added 6ns speed DC power numbers to the DC Electrical Characteristics Table
Page 7 Added I-temp for 9ns speed to AC Electrical CharacteristicsTable
Added 6ns speed AC timing numbers to the AC Electrical Characteristics Table
Page 15 Added 6ns speed grade and 9ns I-temp to ordering information
Added IDT Clock Solution Table
CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054
for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
6.42
17
for Tech Support:
831-754-4613
[email protected]