PIC32MX1XX/2XX/5XX 64/100-PIN FAMILY PIC32MX1XX/2XX/5XX 64/100-pin Family Silicon Errata and Data Sheet Clarification The PIC32MX1XX/2XX/5XX 64/100-pin family devices that you have received conform functionally to the current Device Data Sheet (DS60001290D), except for the anomalies described in this document. For example, to identify the silicon revision level using MPLAB X IDE in conjunction with a hardware debugger: 1. The errata described in this document will be addressed in future revisions of the PIC32MX1XX/ 2XX/5XX 64/100-pin family silicon. Note: 2. 3. The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1 and Table 2. The last column of each table represents the latest silicon revision for the devices listed. If applicable, the silicon issues are summarized in Table 3. 4. 5. Note: Data Sheet clarifications and corrections, if applicable, start on page 9. The silicon revision level can be identified using the current version of MPLAB® X IDE and Microchip’s programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com). TABLE 1: Using the appropriate interface, connect the device to the hardware debugger. Open an MPLAB X IDE project. Configure the MPLAB X IDE project for the appropriate device and hardware debugger. Select Window > Dashboard, and then click the Refresh Debug Tool Status icon ( ). The part number and the Device and Revision ID values appear in the Output window. If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance. The Device and Revision ID values for the various PIC32MX1XX/2XX/5XX 64/100-pin family silicon revisions are shown in Table 1 and Table 2. SILICON DEVREV VALUES FOR DEVICES WITH 256 KB OR 512 KB OF FLASH MEMORY Part Number Device ID(1) Revision ID for Silicon Revision(1) A0 Note 1: PIC32MX150F256H 0x06A10053 PIC32MX150F256L 0x06A11053 PIC32MX170F512H 0x06A30053 PIC32MX170F512L 0x06A31053 PIC32MX250F256H 0x06A12053 PIC32MX250F256L 0x06A13053 PIC32MX270F512H 0x06A32053 PIC32MX270F512L 0x06A33053 PIC32MX550F256H 0x06A14053 PIC32MX550F256L 0x06A15053 PIC32MX570F512H 0x06A34053 PIC32MX570F512L 0x06A35053 0x0 Refer to the “Memory Organization” and “Special Features” chapters in the current Device Data Sheet (DS60001290D) for detailed information on Device and Revision IDs for your specific device. 2014-2016 Microchip Technology Inc. DS80000616C-page 1 PIC32MX1XX/2XX/5XX 64/100-PIN TABLE 2: SILICON DEVREV VALUES FOR DEVICES WITH 64 KB OR 128 KB OF FLASH MEMORY Part Number Note 1: Device ID(1) PIC32MX120F064H 0x06A50053 PIC32MX130F128H 0x06A00053 PIC32MX130F128L 0x06A01053 PIC32MX230F128H 0x06A02053 PIC32MX230F128L 0x06A03053 PIC32MX530F128H 0x06A04053 PIC32MX530F128L 0x06A05053 Revision ID for Silicon Revision(1) A0 A2 0x0 0x2 Refer to the “Memory Organization” and “Special Features” chapters in the current Device Data Sheet (DS60001290D) for detailed information on Device and Revision IDs for your specific device. DS80000616C-page 2 2014-2016 Microchip Technology Inc. PIC32MX1XX/2XX/5XX 64/100-PIN TABLE 3: SILICON ISSUE SUMMARY Module Feature Differential Nonlinearity ADC Clock Clock Out JTAG Watchdog Timer USB Item 1. 2. Boundary Scan 3. Windowed Watchdog 4. Idle Interrupt 5. Receive Overflow 6. Comparator Voltage Reference — 7. Comparator Voltage Reference — CTMU Trigger UART CTMU ADC HVD 9. Module Operation 10. IVREF 11. HVDR Power-Saving Modes Idle UART Auto-baud Legend: 8. 12. 13. 14. Issue Summary The ADC module is not within the published data sheet specification when operating at a conversion rate above 500 ksps. A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable Configuration bit, during a Power-on Reset (POR) condition. Device Flash Memory (KB) Affected Revisions A0 A2 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — 64/128 X X 256/512 X — Boundary scan in not supported. Clearing the Watchdog Timer inside the window when in Window mode may cause a reset. USB Idle interrupts cease if the IDLEIF flag is cleared and the bus is left idle for more than 3 ms. A receive FIFO overflow condition causes the shift register to stop receiving data and lose synchronization with the serial data stream. Some operational mode combinations of the Comparator Voltage Reference do not meet the data sheet specifications. The Comparator Voltage Reference always behaves as if the CVRR bit is = 1, which specifies a range of 0 to 0.67 CVRSRC with a CVRSRC/24 step size. The EDGEN bit generates a glitch on the CTED input causing a false trigger. The CTMU module is not functional. The IVREF input to the ADC is not functional. On power-up, the High-Voltage Detect Reset event flag, HVDR bit in the RCON register, is being set. On exit from Sleep mode, the SLEEP and IDLE status bits in the RCON register are being set. Auto-baud does not function to set the baud rate. An ‘X’ indicates the issue is present in this revision of silicon; Shaded cells with an Em dash (‘—’) indicate that this silicon revision does not exist for this issue; Blank cells indicate an issue has been corrected or does not exist in this revision of silicon. 2014-2016 Microchip Technology Inc. DS80000616C-page 3 PIC32MX1XX/2XX/5XX 64/100-PIN Silicon Errata Issues Note 1: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. The table provided in each issue indicates which issues exist for a particular revision of silicon based on Flash memory size. 2: The following applies to the Affected Silicon Revision tables in each silicon issue: • An ‘X’ indicates the issue is present in this revision of silicon • Shaded cells with an Em dash (‘—’) indicate that this silicon revision does not exist for this issue • Blank cells indicate an issue has been corrected or does not exist in this revision of silicon. 1. Module: ADC When the ADC is configured for 10-bit operation, the specifications in the data sheet are not met for operation above 500 ksps. Work around For 600 ksps operation, RIN = 500 ohms, TSAMP = 2 TAD. The module specifications are shown in Table 4. For 1000 ksps operation, RIN = 200 ohms, TSAMP = 2 TAD. The module specifications are shown in Table 5. TABLE 4: 600 KSPS OPERATION Parameter No. Symbol Minimum Typical — — AD17 RIN ADC Accuracy – Measurements taken with External VREF+/VREFAD21c INL -1.5 — AD22c DNL -1.4 — AD23c GERR -1.2 — ADC Accuracy – Measurements taken with Internal VREF+/VREFAD21d INL -1.5 — AD22d DNL -1.4 — TABLE 5: Maximum Units 200 Ohm 1.5 2.1 1.2 LSB LSB LSB 1.5 2.1 LSB LSB Maximum Units 200 Ohm 6.5 7 1.5 LSB LSB LSB 6.5 7 LSB LSB 1000 KSPS OPERATION Parameter No. Symbol Minimum Typical — — AD17 RIN ADC Accuracy – Measurements taken with External VREF+/VREFAD21c INL -5.2 — AD22c DNL -3.4 — AD23c GERR -1.5 — ADC Accuracy – Measurements taken with Internal VREF+/VREFAD21d INL -5.2 — AD22d DNL -3.4 — Affected Silicon Revisions Device Silicon Revision Device Flash Memory (KB) A0 64/128 X X 256/512 X — DS80000616C-page 4 A2 2014-2016 Microchip Technology Inc. PIC32MX1XX/2XX/5XX 64/100-PIN 2. Module: Clock 4. Module: Watchdog Timer A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable Configuration bit, OSCIOFNC (DEVCFG1<10>), during a Power-on Reset (POR) condition. When the Watchdog Timer module is used in Windowed mode, the module may issue a reset even if the user tries to clear the module within the allowed window. Work around None. Do not connect the CLKO pin to a device that would be adversely affected by rapid pin toggling or a frequency other than that defined by the oscillator configuration. Do not use the CLKO pin as an input if the device connected to the CLKO pin would be adversely affected by the pin driving a signal out. Work around Affected Silicon Revisions Device Flash Memory (KB) Device Silicon Revision A0 A2 64/128 X X 256/512 X — Affected Silicon Revisions Device Flash Memory (KB) Device Silicon Revision A0 A2 64/128 X X 256/512 X — 5. Module: USB If the bus has been idle for more than 3 ms, the IDLEIF interrupt flag is set. If software clears the interrupt flag and the bus remains idle, the IDLEIF interrupt flag will not be set again. Work around 3. Module: JTAG Boundary Scan is not supported. Work around Software can leave the IDLEIF bit set until it has received some indication of bus resumption (i.e., Resume, Reset, SOF, or Error). Note: None. Affected Silicon Revisions Device Silicon Revision Device Flash Memory (KB) A0 64/128 X X 256/512 X — A2 Resume and Reset are the only interrupts that should be following IDLEIF assertion. If the IDLEIF bit is set, it should be okay to suspend the USB module (as long as this code is protected by the GUARD and/or ACTPEND logic). This will require software to clear the IDLEIF interrupt enable bit to exit the USB ISR (if using interrupt driven code). Affected Silicon Revisions 2014-2016 Microchip Technology Inc. Device Silicon Revision Device Flash Memory (KB) A0 64/128 X X 256/512 X — A2 DS80000616C-page 5 PIC32MX1XX/2XX/5XX 64/100-PIN 6. Module: UART 7. Module: Comparator Voltage Reference During receive FIFO overflow conditions, the shift register stops receiving data, which causes the UART to lose synchronization with the serial data stream. The only way to recover from this condition is to turn the UART OFF and ON until it synchronizes. This could require several OFF/ON sequences. Work arounds Work around 1: Avoid the RX overrun condition by ensuring that the UARTx module has a high enough interrupt priority such that other peripheral interrupt processing latencies do not exceed the time to overrun the UART RX buffer based on the application baud rate. Alternately or in addition to, set the URXISEL bits in the UxSTA register to generate an earlier RX interrupt based on RX FIFO fill status to buy more time for interrupt latency processing requirements. Work around 2: If avoiding RX FIFO overruns is not possible, implement a ACK/NAK software handshake protocol to repeat lost packet transfers after restoring UART synchronization. Affected Silicon Revisions Device Silicon Revision Device Flash Memory (KB) A0 64/128 X X 256/512 X — A2 Three of the four Comparator Voltage Reference operational modes, defined in Table 6, do not meet data sheet specifications. TABLE 6: CVRCON <CVRSS> CVRCON <CVRR> Accuracy Specification Actual Accuracy 0 = (AVDD/AVSS) 0 = (CVRSRC/32) 0.5 LSB 8.2 LSB 0 = (AVDD/AVSS) 1 = (CVRSRC/24) 0.25 LSB 0.34 LSB 1 = (VREF+/VREF-) 0 = (CVRSRC/32) 0.5 LSB 8.2 LSB Work around If possible, set both the CVRSS bit (CVRCON<4>) and the CVRR bit (CVRCON<5>) to ‘1’, which specifies the Comparator Voltage Reference source CVRSRC = [(VREF+) - (VREF-)] and 0 to 0.67 CVRSRC with a step size of CVRSRC/24, respectively. Affected Silicon Revisions Device Flash Memory (KB) Device Silicon Revision A0 A2 64/128 X X 256/512 X — 8. Module: Comparator Voltage Reference The Comparator Voltage Reference always behaves as if the CVRR bit (CVRCON<5>) is equal to ‘1’, which specifies a range of 0 to 0.67 CVRSRC with a step size of CVRSRC/24, instead of a range of 0.25 to 0.75 CVRSRC and a step size of CVRSRC/32. Work around If possible, set the CVRR bit (CVRCON<5>) = 1 (i.e., 0 to 0.67 CVRSRC, with CVRSRC/24 step size, respectively). Affected Silicon Revisions DS80000616C-page 6 Device Silicon Revision Device Flash Memory (KB) A0 64/128 X X 256/512 X — A2 2014-2016 Microchip Technology Inc. PIC32MX1XX/2XX/5XX 64/100-PIN 9. Module: CTMU 12. Module: HVD The EDGEN bit generates a glitch on CTED input causing a false trigger. Work around None. Affected Silicon Revisions Device Silicon Revision Device Flash Memory (KB) A0 A2 64/128 X X 256/512 X — 10. Module: CTMU The CTMU module is not functional. Work around On power-up, the High-Voltage Detect Reset, event flag (HVDR bit in the RCON register) is set incorrectly. On a power-up, only the POR, BOR, and EXTR bits should be set with the proper VCAP bypass capacitor value, as stated in the current data sheet. Work around Check the status of the POR bit in the RCON register when checking the HVDR bit. If the POR bit is set, both bits can be cleared as the HVDR bit is a false detection. If the POR bit is clear, the HVDR bit has been correctly detected and can be handled according to the requirements of the application. Affected Silicon Revisions None. Affected Silicon Revisions Device Silicon Revision Device Flash Memory (KB) A0 64/128 X 256/512 X A2 — Device Flash Memory (KB) Device Silicon Revision A0 A2 64/128 X X 256/512 X — 13. Module: Power-Saving Modes On exit from Sleep mode, both the SLEEP and IDLE status bits in the RCON register are set. 11. Module: ADC Converting the Internal Band Gap (IVREF) voltage source generates a High-Voltage Detect (HVD) event and aborts the conversion; therefore, this feature is not functional. Work around None. Affected Silicon Revisions Device Silicon Revision Device Flash Memory (KB) A0 64/128 X X 256/512 X — A2 Work around Add the following code to the user application at the point it wakes from Sleep mode: rcon_var1 = RCON; // ... enter Sleep mode if (rcon_var1 & 0x4) Nop(); // If IDLE bit already set previously // before sleep do nothing else RCONbits.IDLE = 0x0; // If IDLE bit is not set previously // and is after Sleep mode then clear Affected Silicon Revisions Device Flash Memory (KB) 2014-2016 Microchip Technology Inc. Device Silicon Revision A0 A2 64/128 X X 256/512 X — DS80000616C-page 7 PIC32MX1XX/2XX/5XX 64/100-PIN 14. Module: UART The UART auto-baud feature is intended to set the baud rate during run time based on external data input. However, this feature does not function. Work around None. Affected Silicon Revisions Device Flash Memory (KB) Device Silicon Revision A0 A2 64/128 X X 256/512 X — DS80000616C-page 8 2014-2016 Microchip Technology Inc. PIC32MX1XX/2XX/5XX 64/100-PIN Data Sheet Clarifications The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001290D): Note: Corrections are shown in bold. Where possible, the original bold text formatting has been removed for clarity. No issues to report. 2014-2016 Microchip Technology Inc. DS80000616C-page 9 PIC32MX1XX/2XX/5XX 64/100-PIN APPENDIX A: REVISION HISTORY Rev A Document (10/2014) Initial release of this document, issued for revision A0 silicon, which includes silicon issues 1 (ADC), 2 (Clock), 3 (JTAG), 4 (Watchdog Timer), 5 (USB), 6 (UART), 7 (Comparator Voltage Reference), 8 (Comparator Voltage Reference), 9 (CTMU), 10 (CTMU) and 11 (ADC). Rev B Document (7/2015) Updated silicon issues 6 (UART) and 11 (ADC). Added silicon issues 12 (HVD) and 13 (Power-Saving Modes). Rev C Document (4/2016) Revised document for silicon revisions A2. Added silicon issue 14 (UART). Modified Silicon DEVREV Value Table 1 and added Silicon DEVREV Value Table 2. Updated the Silicon Issue Summary table (Table 3) and silicon issue 9 (CTMU). Updated all Affected Silicon Revision tables. DS80000616C-page 10 2014-2016 Microchip Technology Inc. Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet. • Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. • There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property. • Microchip is willing to work with the customer who is concerned about the integrity of their code. • Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.” Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act. Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated. Trademarks The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A. Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 == 2014-2016 Microchip Technology Inc. Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries. GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries. All other trademarks mentioned herein are property of their respective companies. © 2014-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. ISBN: 978-1-5224-0506-1 DS80000616C-page 11 Worldwide Sales and Service AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130 Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632 Germany - Dusseldorf Tel: 49-2129-3766400 Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104 Austin, TX Tel: 512-257-3370 China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Novi, MI Tel: 248-848-4000 Houston, TX Tel: 281-894-5983 Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509 China - Dongguan Tel: 86-769-8702-9880 China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116 Germany - Karlsruhe Tel: 49-721-625370 India - Pune Tel: 91-20-3019-1500 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771 Italy - Venice Tel: 39-049-7625286 Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431 Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760 Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955 China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118 Taiwan - Kaohsiung Tel: 886-7-213-7828 China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 Poland - Warsaw Tel: 48-22-3325737 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820 Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 07/14/15 DS80000616C-page 12 2014-2016 Microchip Technology Inc.