ISL34321 Features The ISL34321 is a serializer/deserializer of LVCMOS parallel video data. The video data presented to the serializer on the parallel LVCMOS bus is serialized into a high-speed differential signal. This differential signal is converted back to parallel video at the remote end by the deserializer. It also transports auxiliary data bidirectionally over the same link during the video vertical retrace interval. • 16-bit RGB transport over single differential pair I2C bus mastering allows the placement of external slave devices on the remote side of the link. An I2C controller can be place on either side of the link allowing bidirectional I2C communication through the link to the external devices on the other side. Both chips can be fully configured from a single controller or independently by local controllers. Applications*(see page 12) • Video entertainment systems • 6MHz to 45MHz pixel clock rates • Bi-directional auxiliary data transport without extra bandwidth and over the same differential pair • Hot plugging with automatic resynchronization every HSYNC. • I2C Bus Mastering to the remote side of the link with a controller on either the serializer or deserializer • Selectable clock edge for parallel data output • DC balanced with industry standard 8b/10b line code allows AC-coupling - Provides immunity against ground shifts • 16 programmable settings each for transmitter amplitude boost and pre-emphasis and receiver equalization allow for longer cable lengths and higher data rates • Same device for serializer and deserializer simplifies inventory • Industrial computing terminals • Remote cameras Related Literature*(see page 12) • See ISL34341 datasheet FN6827 “WSVGA 24-Bit Long-Reach Video SERDES with Bi-directional SideChannel” Typical Application 27nF VIDEO_TX REF_RES 3.16 KΩ 1 I2CA0 REF_CLK VDD_IO RSTB/PDB VDD_CR VDD_CDR VDD_IO VDD_P ISL34321 PCLK_IN VSYNC HSYNC DATAEN PCLK_OUT I2CA0 SERION REF_RES SERION 16 RGBA/C SERIOP 3.16 KΩ ISL34321 VDD_IO VIDEO TARGET VIDEO_TX 27nF VDD_AN VDD_TX 27nF SERIOP VSYNC HSYNC DATAEN PCLK_IN GND_CR GND_AN GND_P GND_TX GND_CDR GND_IO September 23, 2010 FN6870.1 27nF 10m DIFFERENTIAL CABLE 1.8V GND_CR GND_AN GND_P GND_TX GND_CDR GND_IO RGBA/C VIDEO SOURCE 3.3V RSTB/PDB VDD_CR VDD_IO VDD_CDR 1.8V VDD_P VDD_IO VDD_TX 16 VDD_AN 3.3V VDD_IO CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2009, 2010. All Rights Reserved All other trademarks mentioned are the property of their respective owners. ISL34321 16-Bit Long-Reach Video SERDES with Bi-directional Side-Channel ISL34321 Block Diagram SCL I2C SDA VCM GENERATOR RAM SERIOP PREEMPHASIS TX 3 V/H/DE TDM SERION MUX DEMUX 8b/10b RGB 16 RX EQ VIDEO_TX (HI) CDR PCLK_IN (REF_CLK WHEN VIDEO_TX IS LO) x20 PCLK_OUT x20 Pin Configuration I2CA1 I2CA0 MASTER REF_RES GND_AN VDD_AN GND_TX SERION SERIOP VDD_TX GND_CDR VDD_CDR ISL34321 (48 LD EPTQFP) TOP VIEW 36 35 34 33 32 31 30 29 28 27 26 25 VDD_P RGBA0 40 21 GND_P RGBA1 41 20 PCLK_IN RGBA2 42 19 VIDEO_TX RGBA3 43 18 VHSYNCPOL RGBA4 44 17 VSYNC RGBA5 45 16 HSYNC RGBA6 46 15 DATAEN RGBA7 47 14 VDDCR GND_IO 48 13 GNDCR 2 5 6 7 8 9 10 11 12 RSTB/PDB 4 TEST_EN 3 STATUS 2 RGBC7 1 RGBC6 22 RGBC5 39 RGBC4 SCL PCLK_OP RGBC3 23 RGBC2 SDA 38 RGBC1 24 VDD_IO RGBC0 37 VDD_IO GND_IO FN6870.1 September 23, 2010 ISL34321 Pin Descriptions DESCRIPTION PIN NUMBER 47, 45, 43, 41, 9, 7, 5, 3, 46 44 42 40 8 6 4 2 PIN NAME RGBA7, RGBA5, RGBA3, RGBA1, RGBC7, RGBC5, RGBC3, RGBC1, RGBA6 RGBA4 RGBA2 RGBA0 RGBC6 RGBC4 RGBC2 RGBC0 SERIALIZER DESERIALIZER Parallel video data LVCMOS inputs with Hysteresis Parallel video data LVCMOS outputs 16 HSYNC Horizontal (line) Sync LVCMOS input with Hysteresis Horizontal (line) Sync LVCMOS output 17 VSYNC Vertical (frame) Sync LVCMOS input with Hysteresis Vertical (frame) Sync LVCMOS output 15 DATAEN Video Data Enable LVCMOS input with Hysteresis Video Data Enable LVCMOS output 20 PCLK_IN Pixel clock LVCMOS input PLL reference clock LVCMOS input 39 PCLK_OUT Default; not used Recovered clock LVCMOS output 33, 32 SERIOP, SERION High-speed differential serial I/O High speed differential serial I/O 18 VHSYNCPOL 19 VIDEO_TX 24, 23 SDA, SCL (Note 1) 25, 26 I2CA[1:0] (Note 1) I2C Device Address 27 MASTER 12 RSTB/PDB 10 STATUS 28 REF_RES 21 GND_P (Note 2) 37, 48 GND_IO (Note 2) 35 CMOS input for HSYNC and VSYNC Polarity 1: HSYNC & VSYNC active low 0: HSYNC & VSYNC active high CMOS input for video flow direction 1: video serializer 0: video deserializer I2C Interface Pins (I2C DATA, I2C CLK) I2C Master Mode 1: Master 0: Slave CMOS input for Reset and Power-down. For normal operation, this pin must be forced high. When this pin is forced low, the device will be reset. If this pin stays low, the device will be in PD mode. CMOS output for Receiver Status: 1: Valid 8b/10b data received 0: otherwise Note: serializer and deserializer switch roles during side-channel reverse traffic Analog bias setting resistor connection; use 3.16kΩ ±1% to ground PLL Ground Digital (Parallel and Control) Ground GND_CDR (Note 2) Analog (Serial) Data Recovery Ground 31 GND_TX (Note 2) Analog (Serial) Output Ground 29 GND_AN (Note 2) Analog Bias Ground 13 GND_CR (Note 2) Core Logic Ground 14 VDD_CR Core Logic VDD 34 VDD_TX Analog (Serial) Output VDD 30 VDD_AN Analog Bias VDD 3 FN6870.1 September 23, 2010 ISL34321 Pin Descriptions (Continued) DESCRIPTION PIN NUMBER PIN NAME SERIALIZER 36 VDD_CDR 1, 38 VDD_IO (Note 1) 22 VDD_P 11 TEST_EN Must be connected to ground Exposed Pad PD Must be connected to ground DESERIALIZER Analog (Serial) Data Recovery VDD Digital (Parallel and Control) VDD PLL VDD NOTES: 1. Pins with the same name are internally connected together. However, this connection must NOT be used for connecting together external components or features. 2. The various differently-named Ground pins are internally weakly connected. They must be tied together externally. The different names are provided to assist in minimizing the current loops involved in bypassing the associated supply VDD pins. In particular, for ESD testing, they should be considered a common connection Ordering Information PART NUMBER (Notes 3, 4, 5) ISL34321INZ PART MARKING ISL34321 INZ TEMP. RANGE (°C) -40 to +85 PACKAGE (Pb-free) 48 Ld EPTQFP PKG. DWG. # Q48.7x7B 3. Add “-T13” suffix for tape and reel. Please refer to TB347 for details on reel specifications. 4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 5. For Moisture Sensitivity Level (MSL), please see device information page for ISL34321. For more information on MSL please see techbrief TB363. 4 FN6870.1 September 23, 2010 ISL34321 Absolute Maximum Ratings Thermal Information Supply Voltage VDD_P to GND_P, VDD_TX to GND_TX, VDD_IO to GND_IO . . . . . . . . . . . . . . . . -0.5V to 4.6V VDD_CDR to GND_CDR, VDD_CR to GND_CR -0.5V to 2.5V Between any pair of GND_P, GND_TX, GND_IO, GND_CDR, GND_CR . . . . . . . . . . -0.1V to 0.1V 3.3V Tolerant LVTTL/LVCMOS Input Voltage . . . . . . . . . . . . . . . .-0.3V to VDD_IO+0.3V Differential Input Voltage . . . . . . . .-0.3V to VDD_IO + 0.3V Differential Output Current . . . . . . . . Short Circuit Protected LVTTL/LVCMOS Outputs . . . . . . . . . . Short Circuit Protected ESD Rating Human Body Model All pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4kV SERIOP/N (all VDD Connected, all GND Connected) . 8kV Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . 200V Latch Up (Tested per JESD-78B; Class2, Level A). . . .100mA Thermal Resistance (Typical) θJA θJC (°C/W) EPTQFP (Notes 6, 7) . . . . . . . . . . . 38 12 Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . 327mW Maximum Junction Temperature . . . . . . . . . . . . . . +125°C Maximum Storage Temperature Range . . . -65°C to +150°C Operating Temperature Range . . . . . . . . . . -40°C to +85°C Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTES: 6. θJA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech Brief TB379. 7. For θJC, the “case temp” location is the center of the exposed metal pad on the package underside. Electrical Specifications Unless otherwise indicated, all data is for: VDD_CDR = VDD_CR = 1.8V, VDD_IO = 3.3V, VDD_TX = VDD_P = VDD_AN = 3.3V, TA = +25°C, Ref_Res = 3.16kΩ, High-speed AC-coupling capacitor = 27nF. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS VDD_CDR, VDD_CR 1.7 1.8 1.9 V VDD_TX, VDD_P, VDD_AN, VDD_IO 3.0 3.3 3.6 V POWER SUPPLY VOLTAGE SERIALIZER POWER SUPPLY CURRENTS Total 1.8V Supply Current PCLK_IN = 45MHz 62 80 mA Total 3.3V Supply Current (Note 8) 40 52 mA Total 1.8V Supply Current PCLK_IN = 45MHz 66 76 mA Total 3.3V Supply Current (Note 8) 50 63 mA RSTB = GND 10 mA 0.5 mA DESERIALIZER POWER SUPPLY CURRENTS POWER-DOWN SUPPLY CURRENT Total 1.8V Power-Down Supply Current Total 3.3V Power-Down Supply Current PARALLEL INTERFACE High Level Input Voltage VIH Low Level Input Voltage VIL Input Leakage Current IIN High Level Output Voltage VOH IOH = -4.0mA, VDD_IO = 3.0V Low Level Output Voltage VOL IOL = 4.0mA, VDD_IO = 3.6V Output Short Circuit Current IOSC 5 2.0 -1 V ±0.01 0.8 V 1 µA 2.6 V 0.4 V 35 mA FN6870.1 September 23, 2010 ISL34321 Electrical Specifications Unless otherwise indicated, all data is for: VDD_CDR = VDD_CR = 1.8V, VDD_IO = 3.3V, VDD_TX = VDD_P = VDD_AN = 3.3V, TA = +25°C, Ref_Res = 3.16kΩ, High-speed AC-coupling capacitor = 27nF. (Continued) PARAMETER Output Rise and Fall Times SYMBOL CONDITIONS MIN TYP MAX UNITS tOR/tOF Slew rate control set to min CL = 8pF 1 ns Slew rate control set to max, CL = 8pF 4 ns SERIALIZER PARALLEL INTERFACE PCLK_IN Frequency fIN 6 PCLK_IN Duty Cycle tIDC 40 Parallel Input Setup Time tIS 3.5 ns Parallel Input Hold Time tIH 1.0 ns PCLK_OUT Frequency fOUT 6 PCLK_OUT Duty Cycle tODC 50 45 MHz 60 % DESERIALIZER PARALLEL INTERFACE PCLK_OUT Period Jitter (rms) PCLK_OUT Spread Width 45 MHz 50 % tOJ Clock randomizer off 0.5 %tPCLK tOSPRD Clock randomizer on ±20 %tPCLK PCLK_OUT to Parallel Data Outputs (includes Sync and DE pins) tDV Relative to PCLK_OUT, (Note 9) -1.0 Deserializer Output Latency tCPD Inherent in the design 4 9 5.5 ns 14 PCLK DESERIALIZER REFERENCE CLOCK (REF_CLK IS FED INTO PCLK_IN) REF_CLK Lock Time tPLL REF_CLK to PCLK_OUT Maximum Frequency Offset PCLK_OUT is the recovered clock 100 µs 1500 5000 ppm 650 800 HIGH-SPEED TRANSMITTER HS Differential Output Voltage, Transition Bit HS Differential Output Voltage, NonTransition Bit VODTR VODNTR TXCN = 0x00 900 mVP-P TXCN = 0x0F 900 mVP-P TXCN = 0xF0 1100 mVP-P TXCN = 0xFF 1300 mVP-P TXCN = 0x00 650 800 900 mVP-P TXCN = 0x0F 900 mVP-P TXCN = 0xF0 430 mVP-P TXCN = 0xFF 600 mVP-P V HS Generated Output Common Mode Voltage VOCM 2.35 HS Common Mode SerializerDeserializer Voltage Difference ΔVCM 10 20 mV HS Differential Output Impedance ROUT 80 100 120 Ω HS Output Latency tLPD Inherent in the design 4 7 10 PCLK HS Output Rise and Fall Times tR/tF 20% to 80% HS Differential Skew tSKEW 150 ps <10 ps HS Output Random Jitter tRJ PCLK_IN = 45MHz 6 psrms HS Output Deterministic Jitter tDJ PCLK_IN = 45MHz 25 psP-P 6 FN6870.1 September 23, 2010 ISL34321 Electrical Specifications Unless otherwise indicated, all data is for: VDD_CDR = VDD_CR = 1.8V, VDD_IO = 3.3V, VDD_TX = VDD_P = VDD_AN = 3.3V, TA = +25°C, Ref_Res = 3.16kΩ, High-speed AC-coupling capacitor = 27nF. (Continued) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS HIGH SPEED RECEIVER HS Differential Input Voltage VID HS Generated Input Common Mode Voltage HS Differential Input Impedance 75 VICM RIN mVP-P 2.32 80 HS Maximum Jitter Tolerance 100 V 120 0.50 Ω UIP-P I2C I2C Clock Rate (on SCL) fI2C 100 400 kHz I2C Clock Pulse Width (HI or LO) 1.3 I2C Clock Low to Data Out Valid 0 I2C Start/Stop Setup/Hold Time 0.6 µs I2C Data in Setup Time 100 ns I2C Data in Hold Time 100 ns I2C Data out Hold Time 100 ms µs 1 µs NOTES: 8. IDDIO is nominally 50µA and not included in this total as it is dominated by the loading of the parallel pins 9. This parameter is the output data skew from the invalid edge of PCLK_OUT. The setup and hold time provided to a system is dependent on the PCLK frequency and is calculated as follows: 0.5 * fIN - tDV.. 7 FN6870.1 September 23, 2010 ISL34321 Diagrams VODTR VODNTR TXCN 0x00 0x0F 0xF0 0xFF FIGURE 1. VOD vs. TXCN SETTING 1/fIN VIDEO_TX = 1 TIDC PCLK_IN TIH TIS RGB[A:C][7:0] VALID DATA VALID DATA DATA IGNORED TIS DATA IGNORED VALID DATA TIH HSYNC VSYNC DATAEN FIGURE 2. PARALLEL VIDEO INPUT TIMING [PCLK_IN ACTIVE LOW, HSYNC/VSYNC ACTIVE HIGH] 8 FN6870.1 September 23, 2010 ISL34321 VIDEO_TX = 0 TOR 1/fOUT TOF TODC PCLK_OUT TDV VALID DATA RGB[A:C][7:0] VALID DATA DATA HELD AT PREVIOUS VALUE VALID DATA TDV HSYNC VSYNC DATAEN FIGURE 3. PARALLEL VIDEO OUTPUT TIMING [PCLK_OUT ACTIVE LOW, HSYNC/VSYNC ACTIVE HIGH] Applications Detailed Description and Operation A pair of ISL34321 SERDES transports 16-bit parallel video for the ISL34321 along with auxiliary data over a single 100Ω differential cable either to a display or from a camera. Auxiliary data is transferred in both directions and can be used for remote configuration and telemetry. The benefits include lower EMI, lower costs, greater reliability and space savings. The same device can be configured to be either a serializer or deserializer by setting one pin (VIDEO_TX), simplifying inventory. RGBA/B/C, VSYNC, HSYNC, and DATAEN pins are inputs in serializer mode and outputs in deserializer mode. The video data presented to the serializer on the parallel LVCMOS bus is serialized into a high-speed differential signal. This differential signal is converted back to parallel video at the remote end by the deserializer. The Side Channel data is transferred between the SERDES pair during two lines of the vertical video blanking interval. When the side-channel is enabled, there will be a number of PCLK cycles uncertainty from frame-to-frame. This should not cause sync problems with most displays, as this occurs during the vertical front porch of the blanking period. When properly configured, the SERDES link supports end-to-end transport with fewer than one error in 1010 bits. Differential Signals and Termination The ISL34321 serializes the 16-bit parallel data plus 3 sync signals at 20x the PCLK_IN frequency. The extra 2 bits per word come from the 8b/10b encoding scheme which helps create the highest quality serial link. The high bit rate of the differential serial data requires special care in the layout of traces on PCBs, in the choice and assembly of connectors, and in the cables themselves. 9 PCB traces need to be adjacent and matched in length (so as to minimize the imbalanced coupling to other traces or elements) and of a geometry to match the impedance of the transmitter and receiver to minimize reflections. Similar care needs to be applied to the choice of connectors and cables. SERIOP and SERION pins incorporate internal differential termination of the serial signal lines. SERIO Pin AC-Coupling AC-coupling minimizes the effects of DC common mode voltage difference and local power supply variations between two SERDES. The serializer outputs DC balanced 8b/10b line code, which allows AC-coupling. The AC-coupling capacitor on SERIO pins must be 27nF on the serializer board and 27nF on the deserializer board. The value of the AC-coupling capacitor is very critical since a value too small will attenuate the high speed signal at low clock rate. A value too big will slow down the turn around time for the side-channel. It is an advantage to have the pair of capacitors as closely matched as possible. Receiver Reference Clock (REF_CLK) The reference clock (REF_CLK) for the PLL is fed into PCLK_IN pin. REF_CLK is used to recover the clock from the high speed serial stream. REF_CLK is very sensitive to any instability. The following conditions must be met at all times after power is applied to the deserializer, or else the deserializer may need a manual reset: • VDD must be applied and stable. • REF_CLK frequency must be within the limits specified • REF_CLK amplitude must be stable. A simple 3.3V CMOS crystal oscillator can be used for REF_CLK. FN6870.1 September 23, 2010 ISL34321 Power Supply Sequencing The 3.3V supply must be higher than the 1.8V supply at all times, including during power-up and power-down. To meet this requirement, the 3.3V supply must be powered up before the 1.8V supply. For the deserializer, REF_CLK must not be applied before the device is fully powered up. Applying REF_CLK before power-up may require the deserializer to be manually reset. A 10ms delay after the 1.8V supply is powered up guarantees normal operation. Power Supply Bypassing and Layout The serializer and deserializer functions rely on the stable functioning of PLLs locked to local reference sources or locked to an incoming signal. It is important that the various supplies (VDD_P, VDD_AN, VDD_CDR, VDD_TX) be well bypassed over a wide range of frequencies, from below the typical loop bandwidth of the PLL to approaching the signal bit rate of the serial data. A combination of different values of capacitors from 1000pF to 5µF or more with low ESR characteristics is generally required. The parallel LVCMOS VDD_IO supply is inherently less sensitive, but since the RGB and SYNC/DATAEN signals can all swing on the same clock edge, the current in these pins and the corresponding GND pins can undergo substantial current flow changes, so once again, a combination of different values of capacitors over a wide range, with low ESR characteristics, is desirable. A set of arrangements of this type is shown in Figure 4, where each supply is bypassed with a ferrite-bead-based choke, and a range of capacitors. A “choke” is preferable to an “inductor” in this application, since a high-Q inductor will be likely to cause one or more resonances with the shunt capacitors, potentially causing problems at or near those frequencies, while a “lossy” choke will reflect a high impedance over a wide frequency range. The higher value capacitor, in particular, needs to be chosen carefully, with special care regarding its ESR. Very good results can be obtained with multilayer ceramic capacitors, available from many suppliers, and generally in small outlines (such as the 1210 outline suggested in the schematic shown in Figure 4), which provide good bypass capabilities down to a few mΩ at 1MHz to 2MHz. Other capacitor technologies may also be suitable (perhaps niobium oxide), but “classic” electrolytic capacitors frequently have ESR values of above 1Ω, that nullify any decoupling effect above the 1kHz to 10kHz frequency range. Capacitors of 0.1µF offer low impedance in the 10MHz to 20MHz region, and 1000pF capacitors in the 100MHz to 200MHz region. In general, one of the lower value capacitors should be used at each supply pin on the IC. Figure 4 shows the grounding of the various capacitors to the pin corresponding to the supply pin. Although all the ground supplies are tied together, the PCB layout should be arranged to emulate this arrangement, at least for the smaller value (high frequency) capacitors, as much as possible. 10 FIGURE 4. POWER SUPPLY BYPASSING I2C Interface The I2C interface allows access to internal registers used to configure the SERDES and to obtain status information. A serializer must be assigned a different address than its deserializer counterpart. The upper 5 bits are permanently set to 011 11 and the lower 2bits determined by pins as follows: 0 1 1 1 1 I2CA1 I2CA0 R/W Thus, 16 SERDES can reside on the same bus. By convention, when all address pins are tied low, the device address is referred to as 0x78. SCL and SDA are open drain to allow multiple devices to share the bus. If not used, SCL and SDA should be tied to VDD_IO. Side Channel Interface The Side Channel is a mechanism for transferring data between the two chips on each end of the link. This data is transferred during video blanking so none of the video bandwidth is used. It has three basic uses: • Data exchanges between two processors • Master Mode I2C commands to remote slaves • Remote SERDES configuration This interface allows the user to initialize registers, control and monitor both SERDES chips from a single micro controller which can reside on either side of the serial link. This feature is used to automatically transport the remote side serdes chip’s status back to a local register. The Side Channel needs to be enabled (the default) for this to work. In the case where there is a micro controller on each side of the of the link, data can be buffered and exchanged between the two. Up to 224 bytes can be sent in each direction during each VSYNC active period. FN6870.1 September 23, 2010 ISL34321 Master Mode This is a mode activated by strapping the MASTER pin to a ‘1’ on the ISL34321 on the remote side of the controller. This is a virtual extension of the I2C interface across the link that allows the local processor to read and write slave devices connected to the remote side serdes I2C bus. No additional wires or components are needed other than the serial link. The I2C commands and data are transferred during video blanking causing no interruptions in the video data. In Master mode the data is transported across the link by the Side Channel so the maximum throughput achievable would be the same. The SCL and SDA frequency is adjustable through the programming of a register. COPPER PAD VIAS 25X FIGURE 5. LAYOUT FOR THE EXPOSED PAD Exposed Pad While it is not a required electrical connection, it is recommended that the exposed pad on the bottom of the package be soldered to the circuit board. This will ensure that the full power dissipation of the package can be utilized. The pad should be connected to ground and not left floating. For best thermal conductivity 9 - 25 vias should connect the footprint for the exposed pad on the circuit board to the ground plane. 11 FN6870.1 September 23, 2010 ISL34321 Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. DATE REVISION 7/15/10 FN6870.1 5/14/10 CHANGE Updated “Package Outline Drawing” on page 13. Changes were: Updated the format by moving dimensions from table onto drawing and adding land pattern. Converted to New Intersil Template Updated Ordering Information by adding MSL note Removed from Features Section: • Internal 100Ω termination on high-speed serial lines • Programmable powerdown of the transmitter and the receiver • I2C communication interface • 8kV ESD rating for serial lines • Pb-free (RoHS compliant) Changed Order of following items in datasheet: -Moved Block Diagram to immediately follow page 1 then Pin Configuration -Pin Description Table moved to immediately follow Pinout -Ordering Information to follow Pin Descriptions Added Latch-up to Abs Max Ratings Added Diagrams and Applications Section, Revision History and Products Information 3/16/09 FN6870.0 Initial Release to web Products Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families. *For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL34321 To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff FITs are available from our website at http://rel.intersil.com/reports/search.php For additional products, see www.intersil.com/product_tree Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 12 FN6870.1 September 23, 2010 ISL34321 Package Outline Drawing Q48.7x7B 48 LEAD THIN PLASTIC QUAD FLATPACK EXPOSED PAD PACKAGE Rev 2, 7/10 9.0±0.20 4 5 7.0±0.10 D 3 A 3 7.0±0.10 9.0±0.20 4 5 4.00±0.1 0.50 B 3 TOP VIEW EXPOSED PAD 4.00±0.1 1.20 MAX 11/13° C BOTTOM VIEW 0.08 0° MIN. SEE DETAIL "A" 0.08 M C A-B D H 0.17/0.27 WITH LEAD FINISH 7 0.09/0.20 0.09/0.16 2 1.00 ±0.05 0.05/0.15 0.25 GAUGE PLANE 0.60 ±0.15 0-7° 0.20 MIN. 0.17/0.23 (1.00) BASE METAL DETAIL "A" (10.00) (0.28) TYP NOTES: 1. All dimensioning and tolerancing conform to ANSI Y14.5-1982. 2. Datum plane H located at mold parting line and coincident with lead, where lead exits plastic body at bottom of parting line. (10.00) (4.00) 3. Datums A-B and D to be determined at centerline between leads where leads exit plastic body at datum plane H. 4. Dimensions do not include mold protrusion. Allowable mold protrusion is 0.254mm on D1 and E1 dimensions. 5. These dimensions to be determined at datum plane H. (1.50) TYP 6. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package. 7. Dimension does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm total at maximum material condition. Dambar cannot be located on the lower radius or the foot. 8. Controlling dimension: millimeter. (4.00) TYPICAL RECOMMENDED LAND PATTERN 13 9. This outline conforms to JEDEC publication 95 registration MS-026, variation ABC-HD. 10. Dimensions in ( ) are for reference only. FN6870.1 September 23, 2010