ICE2QS02G design guide

Application Note, Version 1.0, 26 June 2008
Application Note
ANPS0027 - ICE2QS02G
Converter Design Using Quasi-resonant PWM
Controller ICE2QS02G
Power Management & Supply
N e v e r
s t o p
t h i n k i n g .
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2007 Infineon Technologies AG
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of
conditions or characteristics. With respect to any examples or hints given herein, any typical
values stated herein and/or any information regarding the application of the device,
Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind,
including without limitation, warranties of non-infringement of intellectual property rights
of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please
contact the nearest Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information
on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with
the express written approval of Infineon Technologies, if a failure of such components can
reasonably be expected to cause the failure of that life-support device or system or to affect
the safety or effectiveness of that device or system. Life support devices or systems are
intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user
or other persons may be endangered.
Title: ICE2QS02G Design Guide
Revision History:
Previous Version:
Page
26 June 2008
none
Subjects (major changes since last revision)
V1.0
Converter design using the quasi-resonant PWM controller ICE2QS02G
License to Infineon Technologies Asia Pacific Pte Ltd
AN-PS0027
He Yi
[email protected]
Jeoh Meng Kiat
[email protected]
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
[email protected]
Application Note
3
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
Table of Contents
1
Introduction .......................................................................................................5
2
Overview of quasi-resonant flyback converter ..............................................5
3
IC description ....................................................................................................7
3.1
Main features.......................................................................................................................7
3.2
Pin layout.............................................................................................................................7
3.3
Pin functions .......................................................................................................................7
BL (Adjustable Blanking Time) ........................................................................................7
ZC (Zero Crossing) ..........................................................................................................8
FB (Feedback) .................................................................................................................8
CS (Current Sensing) ......................................................................................................8
VINS (Input Voltage Sensing)..........................................................................................8
Gate (Gate drive output)..................................................................................................8
VCC (Power supply) ........................................................................................................8
GND (Ground) .................................................................................................................8
3.3.1
3.3.2
3.3.3
3.3.4
3.3.5
3.3.6
3.3.7
3.3.8
4
Application information....................................................................................9
4.1
IC power supply and soft start ..........................................................................................9
4.2
Current sense......................................................................................................................9
4.3
Feedback .............................................................................................................................9
4.4
Zero crossing ....................................................................................................................10
4.5
Input voltage sense ..........................................................................................................11
4.6
Blanking time ....................................................................................................................12
4.7
Gate drive ..........................................................................................................................12
4.8
Others ................................................................................................................................13
5
Typical application circuit..............................................................................14
6
References ......................................................................................................15
Application Note
4
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
1
Introduction
This application notes describes how to design quasi-resonant flyback converters using ICE2QS02G, which
is a new Quasi-resonant PWM controller developed by Infineon Technologies. ICE2QS02G is specially
designed for applications of switch mode power supplies used in LCD TV, colour TV, home audio systems,
and printers, where an auxiliary converter is needed to provide power supplies of IC.
In this application note, an overview of quasi-resonant flyback converter will be given at first, followed by the
introduction of ICE2QS02G functions and operations. Some application examples and hints will be given in
the last past of this document.
2
Overview of quasi-resonant flyback converter
Figure 1 shows a typical application of ICE2QS02G in quasi-resonant flyback converter. In this converter, the
mains input voltage is rectified by the diode bridge and then smoothed by the capacitor Cbus where the bus
voltage Vbus is available. The transformer has one primary winding Wp, one or more secondary windings (here
one secondary winding Ws), and one auxiliary winding Wa. When quasi-resonant control is used for the
flyback converter, the typical waveforms are shown in Figure 2. The voltage from the auxiliary winding
provides information about demagnetization of the power transformer, the information of input voltage and
output voltage.
As shown in Figure 2, after switch-on of the power switch the voltage across the shunt resistor VCS shows a
spike caused by the discharging of the drain-source capacitor. After the spike, the voltage VCS shows
information about the real current through the main inductance of the transformer Lp. Once the measured
current signal VCS exceeds the maximum value determined by the feedback voltage VFB, the power switch is
turned off. During this on-time, a negative voltage proportional to the input bus voltage is generated across
the auxiliary winding.
Figure 1 A Typical Application of ICE2QS02G
The drain-source voltage of the power switch vds will rise very fast after MOSFET is turned off. This is caused
by the energy stored in the leakage inductance of the transformer. A snubber circuit, RCD in most cases, can
be used to limit the maximum drain source voltage caused. After the oscillation 1, the drain-source voltage
goes to its steady value. Here, the voltage vRefl is the reflected value of the secondary voltage at the primary
side of the transformer and is calculated as:
VRefl =
Vout + Vdo
n
(1)
where n the turns ratio of the transformer, which is defined in this document as:
n = N S /N P
with Np and Ns are the turns count of the primary and secondary winding, respectively.
Application Note
5
(2)
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
Vgate
TON
VDS
VDSMax
TOFF1
TOFF2
Oscillation 1
t
TOsc
Oscillation 2
VBUS
VRefl
tDelay1
tDelay2
VZC
t
VZC_Off
t
VCS
VCS_pk
t
tSpk
Figure 2 Key waveforms of a quasi-resonant flyback converter
After the oscillation 1 is damped, the drain-source voltage of the power switch shows a constant value of
vbus+vRefl until the transformer is fully demagnetized. This duration builds up the first portion of the off-time
TOFF1.
After the secondary side current falls to zero, the drains-source voltage of the power switch shows another
oscillation (oscillation 2 in Figure 2, this is also mentioned as the main oscillation in this document). This
oscillation happens in the circuit consisting of the equivalent main inductance of the transformer Lp and the
capacitor across the drain-source (or drain-ground) terminal CDS. The frequency of this oscillation is
calculated as:
1
f OSC =
(3)
2π L P ⋅ C DS
The amplitude of this oscillation begins with a value of vRefl and decreases exponentially with the elapsing
time, which is determined by the losses factor of the resonant circuit. The first minimum of the drain voltage
appears at the half of the oscillation period after the time t4 and can be apporximated as:
VdsMin = Vbus - VRefl
(4)
In the quasi-resonant control, the power switch is switched on at the minimum of the drain-source voltage.
From this kind of operation, the switching-on losses are minimized, and switching noise due to dvds/dt is
reduced compared to a normal hard-switching flyback converter.
Application Note
6
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
3
IC description
ICE2QS02G is a second generation quasi-resonant PWM controller optimized for off-line power supply
applications such as LCD TV, audio and printers, where an auxiliary converter is used to provide IC power
supply. The digital frequency reduction with decreasing load enables a quasi-resonant operation till very low
load. As a result, the system efficiency is significantly improved compared to a free running quasi resonant
converter implemented with maximum switching frequency limitation only.
In addition, numerous protection functions have been implemented in the IC to protect the system and
customize the IC for the chosen applications. All of these make the ICE2QS02G an outstanding product for
real quasi-resonant flyback converter in the market.
3.1
•
•
•
•
•
•
•
•
•
•
•
•
•
3.2
Main features
Quasi-resonant operation
Load dependent digital frequency reduction
Built-in digital soft-start
Cycle-by-cycle peak current limitation with built-in leading edge blanking time
VCC undervoltage protection
Mains undervoltage protection with adjustable hysteresis
Foldback Point Correction with digitalized sensing and control circuits
Over Load Protection with adjustable blanking time
Adjustable restart time after Over Load Protection
Adjustable output overvoltage protection with Latch mode
Short-winding protection with Latch mode
Maximum on time limitation
Maximum switching period limitation
Pin layout
BL
1
8
GND
ZC
2
7
VCC
FB
3
6
GATE
CS
4
5
VINS
Figure 3 Pin configuration (top view)
3.3
Pin functions
3.3.1
BL (Adjustable Blanking Time)
By connecting a capacitor and a resistor in parallel between this pin and the ground, the blanking time for can
be fully adjusted, as well as the restart time. This allows the system to face a sudden power surge for a short
period of time without triggering the overload protection. Once the protection triggered, the IC will restart
using the internal soft-start circuit, after a period of time fixed by the external resistance and capacitor.
Application Note
7
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
3.3.2
ZC (Zero Crossing)
Three functions are incorporated at the ZC pin. First, during MOSFET off time, the de-magnetization of the
transformer is detected when the ZC voltage falls below VZCCT (100mv). Second, after the MOSFET is turned
off, an output overvoltage fault will be assumed if VZC is higher than VZCOVP (4.5V). Finally, during the
MOSFET on time, a current depending on the bus voltage flows out of this pin. Information on this current is
then used to adjust the maximum current limit. More details on this function are provided in Section 4.
3.3.3
FB (Feedback)
Usually, an external capacitor is connected to this pin to smooth the feedback voltage. Internally, this pin is
connected to the PWM signal generator for switch-off determination (together with the current sensing signal),
and to the digital signal processing for the frequency reduction with decreasing load during normal operation.
Additionally, the openloop/overload protection is implemented by monitoring the voltage at this pin.
3.3.4
CS (Current Sensing)
This pin is connected to the shunt resistor for the primary current sensing, externally, and the PWM signal
generator for switch-off determination (together with the feedback voltage), internally. Moreover, shortwinding protection is realised by monitoring the Vcs voltage during on-time of the main power switch.
3.3.5
VINS (Input Voltage Sensing)
The voltage at this pin is used for Mains Undervoltage Protection. The protection is triggered, once VVINS
drops below 1.25V. For a stable operation, a hysteresis operation is ensured using an internal current source
(See Section 3.5). When the VVINS exceeds the hysteresis point, the system resumes its operation with a softstart.
3.3.6
Gate (Gate drive output)
The GATE pin is the output of the internal driver stage, which has a rise time of 70ns and a fall time of 30ns
when driving a 2.2nF capacitive load.
3.3.7
VCC (Power supply)
The VCC pin is the positive supply of the IC and should be connected to an external auxiliary supply.
3.3.8
GND (Ground)
This is the common ground of the controller.
Application Note
8
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
4
Application information
4.1
IC power supply and soft start
This IC is designed for applications where an auxiliary converter will provide the IC power supply.
ICE2QS02G starts operation if the voltage on VCC pin is higher than 12V. The VCC operation range for
ICE2QS02G is from 11V to 25V. However, it is suggested that IC is supplied with a regulated dc power
supply for better performance. At the same time, a small bypass filter capacitor (100nF typically) is suggested
to be put between VCC and GND pins, as near as possible.
After IC supply voltage is higher than 12V, and if the voltage on VINS pin is higher than 1.25V, IC will start
switch with a soft start. The soft start function is built inside the IC in a digital manner. During softstart, the
peak current of the MOSFET is controlled by an internal voltage reference instead of the voltage on FB pin.
The maximum voltage on CS pin for peak current control is increased step by step as shown in Figure 4. The
maximum duration of softstart is 16ms with 4ms for each step.
During softstart, the over load protection function is disabled.
Figure 4 maximum current sense voltage during softstart
4.2
Current sense
The PWM comparator inside the IC has two inputs: one from current sense pin and the other from feedback
voltage. Before being sent to the PWM comparator, there is an offset and operational gain on current sense
voltage. In normal operation, the relationship between feedback voltage and maximum current sense votlage
is determined by equation (5).
v FB = GPWM vCS _ pk + VPWM
(3)
The absolute maximum current sense voltage is 1V. Therefore, the current sense resistor can be chosen
according to the maximum required peak current in the transformer as shown in (4).
RCS = 1 / I pk _ p
(4)
The design proceedure of quasi-resonant flyback transformer is shown in [2]. In addition, a leading edge
blanking (LEB) is already built inside the current sense pin. The typical value of leading edge blanking time is
330ns, which can be thought as a minimum on time. In most cases, the normal RC filter to blocking the spike
because of MOSFET turn-on is not needed. However, in some applications, adding this RC filter is helpful to
improve the converter performance.
4.3
Feedback
Inside the IC, the feedback (FB) pin is connected to the 5V voltage source through a pull-up resistor RFB.
Outside the IC, this pin is connected to the collector of opto-coupler. Normally, a ceramic capacitor CFB, 1nF
for example, can be put between this pin and ground for smooting the signal.
Application Note
9
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
Feedback voltage will be used for a few functions as following:
• It determines the maximum current voltage, equivalent to the transformer peak current.
• It determines the ZC counter value according to load condition
• It determines whether IC will start the over-load/open loop protection timer. In detail, IC will start the
timer once the FB voltage is higher than 4.5V.
4.4
Zero crossing
The circuit components connected to zero crossing (ZC) pin include resistors RZC1 and RZC2 and capacitor
CZC. The values of three components shall be chosen so that the three functions combined to this pin will
perform as designed.
At first, the ratio between RZC1 and RZC2 is chosen first to set the trigger level of output overvoltage protection.
Assuming the protection level of output voltage is VO_OVP, the turns of auxiliary winding is Na and the turns of
secondary output winding is Ns, the ratio is calculated as
RZC 2
NS
< VZCOVP
RZC1 + RZC 2
VO N a
(5)
In (5), VZCOVP is the trigger level of output overvoltage protection which can be found in product datasheet.
Secondly, as shown in Figure 2, there are two delay times for detection of the zero crossing and turn on of
the MOSFET. The delay time tDelay1 is the delay from the drain-source voltage cross the bus voltage to the ZC
voltage follows below 50mV. This delay time can be adjusted through changing CZC. The second one, tDelay2,
is the delay time from ZC voltage follows below 50mV to the MOSFET is turned on. This second delay time is
determined by IC internal circuit and cannot be changed. Therefore, the capacitance CZC is chosen to adjust
the delay time tDelay1 MOSFET is justed turned on at the valley point of drain-source voltage. This is normally
done through experiment.
Next, there is a foldback point correction integrated in this pin. This function is to decrease the peak current
limit on current sense pin so that the maximum output power of the converter will not increase when the input
voltage increases. This is done through sensing the current flowing out from ZC pin when MOSFET is turned
on.
When the main power switch is turned on, the negative voltage on auxiliary winding can be calculated as
Vaux = −VBUS
Na
NP
(6)
Inside ZC pin, there is a clamping circuit so that the ZC pin voltage is kept at nearly zero. Therefore, the
current flowing out from ZC pin at this moment is
I ZC _ ON =
VBUS N a
RZC1 N P
(7)
The threshold in ZC pin to start the foldback point correction is IZC = 0.5 mA. Therefore, RZC1 can be chosen
so that
RZC1 =
VBUS _ S N a
(8)
0.5mA * N P
In (8), VBUS_S is the voltage from which the maximum output power is desired to be maintained at constant
level. The corresponding maximum current sense voltage in relation to the ZC current is shown in Figure 5.
Application Note
10
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
1
Vcs-max(V)
0.9
0.8
0.7
0.6
300
500
700
900
1100
1300
1500
1700
1900
2100
Izc(uA)
Figure 5 Maximum current sense limit versus ZC current during MOSFET on-state
In addition, as shown in Figure 2, an overshoot is possible on ZC voltages when MOSFET is turned off. This
is because of the oscillation 1 on drain voltage, shown in Figure 2 may be coupled to the auxiliary winding.
Therefore, the capacitance CZC and ratio can be adjusted to obtain the trade off between the output
overvoltage protection accuracy and the valley switching performace.
Furthermore, to avoid mis-triggerring of ZC detection just after MOSFET is turned off, a ring suppression time
is provided. The ring suppression time is 2.5 µs typically if VZC is higher than 0.7V and it is 25 µs typically if
VZC is lower than 0.7V. During the ring suppression time, IC can not be turned on again. Therefore, the ring
suppression time can also be thought as a minimum off time.
4.5
Input voltage sense
The VINS pin is used to receive bus voltage information. The outside connection of this pin is shown in Figure
6. When the input voltage is minimum required value, IC stops switch and enters into mains undervoltage
protection. When the input voltage is higher than another threshold, IC will resume switch with a soft-start. To
prevent IC from entering and leaving protection frequently, a hysteresis is provided by adding a current
source IVINS inside the IC, which is shown in Figure 6.
Figure 6 Input voltage sense on VINS pin
If the desired on and off bus voltages are VBUS_on and VBUS_off, the resistors can be chosen as follows. At first,
the ratio of two resistors is obtained from (9).
Application Note
11
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
VBUS −off = VINST
RVINS1 + RVINS 2
RVINS 2
(9)
Next, the hysteresis between on and off voltage determines the RVINS1 according to (10).
RVINS1 =
VBUS − on − VBUS _ off
(10)
IVINS
With given RVINS1, RVINS2 can be obtained from (9). In fact, there is production tolerance on current IVINS,
please consider the max/min value when choosing RVINS1. If the noise on VINS pin is too large, a ceramic
capacitor of 100nF can be put across the VINS and GND pins. The capacitor should be put near the IC as
much as possible.
4.6
Blanking time
A capacitor CBL and a resistor RBL are connected to BL pin. This can be used to adjust the blanking time for
overload protection and the blanking time from IC stops switching to it restarts again. The internal connection
in BL pin and FB pin is shown in Figure 7.
Figure 7 Blanking time setting
In case of over load or open loop mode, the FB voltage will rise higher than VFB_H. Once FB voltage is higher
than VFB_H, IC will turn on the current source IBL. The capacitor CBL will be charged up. The time for charging
CBL to VBL_H determines the overload protection blanking time. Considering the influence of RBL, the over-load
blanking time can be calculated as
TOLP _ BL = − RBLC BL * ln(1 −
VBL _ H
I BL * RBL
)
(11)
After the over-load/open-loop protection is triggered, IC will stop the switch and turn-off IBL at the same time.
As a result, CBL is slowly discharged by RBL. Once the voltage on BL pin falls below VBLL, IC will start another
soft-start. The time for CBL being discharged from VBL_H to VBL_L determines the auto-restart time. It is shown
in (12)
TOLP _ R = − RBLC BL ln(
4.7
VBL _ L
VBL _ H
)
(12)
Gate drive
Inside Gate pin, a totem-drive circuit is integrated. The gate drive voltage is 10V, which is enough for most of
the available MOSFET. In case of a 2.2nF load capacitance, the typically values of rise time and fall time are
70ns and 30ns, respectively. In practice, a gate resistor can be used to adjust the turn-on speed of the
MOSFET. In addition, to accelerate the turn off speed, the gate resistor can be anti-paralleled with an ultraApplication Note
12
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
fast diode like 1N4148. To avoid the oscillation during turn-off of the MOSFET, it is suggested that the loop
area of the driver, through gate resistor and MOSFET gate, source and back to IC ground should be as small
as possible.
4.8
Others
For quasi-resonant flyback converters, it is possible that the operation frequency goes too low, which
normally resulted in audible noise. To prevent it, in ICE2QS02G, a maximum on time and maximum switching
period is provided.
The maximum on time in ICE2QS02G is 30 µs typically. If the gate is maintained on for 30 µs, IC will turn off
the gate regardless of the current sense voltage.
When the MOSFET is off and IC can not detect enough number of ZC to turn on the MOSFET, IC will turn on
the MOSFET when the maximum switching period, 50 µs typically, is reached. Please note that even a nonzero ZC pin voltage can not prevent IC from turning on the MOSFET. Therefore, during soft start, a CCM
operation of the converter can be expected.
Application Note
13
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
5
Typical application circuit
An 80W evaluation board with ICE2QS02G is also available. The detailed information can be found in [3].
The application circuit is shown in Figure 8.
Figure 8 Schematic of the 80W evalulation board with ICE2QS02G
Application Note
14
26 June 2008
Converter design using the quasi-resonant
PWM controller ICE2QS02G
AN-PS0027
6
References
[1]
ICE2QS02G, product datasheet, Infineon Technologies, 2008
[2]
Converter design using the quasi-resonant PWM controller ICE2QS01, application notes, Infineon
Technologies, 2006
[3]
80W Evaluation Board with Quasi-Resonant PWM Controller ICE2QS02G, AN-EVALQRSICE2QS02G-80W, Infineon Technologies, 2008
Application Note
15
26 June 2008