DATASHEET

Data Sheet
ESIGNS
R NEW D N T
O
F
D
E
E
ND
COMME
PL AC E M r a t
NO T RE
D E D RE
N
te
E
n
e
M
C
M
O
port
N O REC
ical Sup rsil.com/tsc
n
h
c
e
T
r
te
ou
contact ERSIL or www.in
T
N
-I
8
8
1-8
April 13, 2011
ISL59530
FN6220.8
16x16 Video Crosspoint
Features
The ISL59530 is a 300MHz 16x16 Video Crosspoint Switch.
Each input has an integrated DC-restore clamp and an input
buffer. Each output has a fast On-Screen Display (OSD)
switch (for inserting graphics or other video) and an output
buffer. The switch is non-blocking, so any combination of
inputs to outputs can be chosen, including one channel
driving multiple outputs. The Broadcast Mode directs one
input to all 16 outputs. The output buffers can be individually
controlled through the SPI interface, the gain can be
programmed to x1 or x2, and each output can be placed into
a high impedance mode.
• 16x16 non-blocking switch with buffered inputs and outputs
The ISL59530 offers a typical -3dB signal bandwidth of
300MHz. Differential gain of 0.025% and differential phase of
0.05°, along with 0.1dB flatness out to 50MHz, make the
ISL59530 suitable for many video applications.
The switch matrix configuration and output buffer gain are
programmed through an SPI/QSPI™-compatible three-wire
serial interface. The ISL59530 interface is designed to
facilitate both fast updates and initialization. On power-up, all
outputs are high impedance to avoid output conflicts.
The ISL59530 is available in both a 356 ball PBGA package
and 72 Ld QFN package and is specified over an extended
-40°C to +85°C temperature range.
The single-supply ISL59530 can accommodate input signals
from 0V to 3.5V and output voltages from 0V to 3.8V. Each
input includes a clamp circuit that restores the input level to
an externally applied reference in AC-coupled applications.
The ISL59531 is a fully differential input version of this device.
• 300MHz typical bandwidth
• 0.025%/0.05° dG/dP
• Output gain switchable x1 or x2 for each channel
• Individual outputs can be put in a high impedance state
• -90dB Isolation at 6MHz
• SPI digital interface
• Single +5V supply operation
• Pb-free (RoHS compliant)
Applications
• Security camera switching
• RGB routing
• HDTV routing
Ordering Information
PART
NUMBER
PART
MARKING
PACKAGE
(Pb-Free)
PKG.
DWG. #
ISL59530IKZ
(Note 1)
ISL59530IKZ 356 Ld PBGA
V356.27x27B
ISL59530IRZ
(Note 2)
ISL59530IRZ 72 Ld QFN
L72.10x10C
NOTES:
1. These Intersil Pb-free WLCSP and BGA packaged products
employ special Pb-free material sets; molding compounds/die
attach materials and SnAgCu - e1 solder ball terminals, which
are RoHS compliant and compatible with both SnPb and Pb-free
soldering operations. Intersil Pb-free WLCSP and BGA
packaged products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
2. These Intersil Pb-free plastic packaged products employ special
Pb-free material sets, molding compounds/die attach materials,
and 100% matte tin plate plus anneal (e3 termination finish,
which is RoHS compliant and compatible with both SnPb and
Pb-free soldering operations). Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | IIntersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
Copyright © Intersil Americas LLC. 2006-2008, 2011. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
ISL59530
Block Diagram
VS
VOVERn
OVERn
16 OVERLAY
VIDEO INPUTS
VREF
16 OVERLAY
CHANNEL
ENABLES
CLAMP
16 VIDEO
INPUTS
IN0 – IN15
16 VIDEO
OUTPUTS
OUT0 – OUT15
16x16
SWITCH
MATRIX
CLAMP
CLAMP
ENABLE
SDI
SCLK
SLATCH
2
SPI INTERFACE AND
CONTROL REGISTERS
AV
X1, X2
OUTPUT
ENABLE
VSDO
SDO
FN6220.8
April 13, 2011
ISL59530
Pinouts
ISL59530
(356 LD PBGA)
TOP VIEW
A
In12
In13
In14
In15
Over15
Over14
Out13
Out12
Out15
Out14
Over13
Over12
Vover15
Vover14
Vover13
Vover12
B
C
D
VSDO
In11
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vover11 Out11
Over11
E
Vs
Vs
F
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
SDO
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
RESET
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
SLATCH
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
CLK
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
SDI
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
VREF
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
Vs
GND GND GND GND GND GND GND GND GND GND
Vs
In10
Vover10 Out10 Over10
G
H
In9
Vover9
Over9
Out9
Vover8
Over8
Out8
Vover7
Out7
Over7
Vover6
Out6
Over6
Vover5
Over5
Out5
Vover4
Over4
Out4
18
19
20
J
K
In8
L
M
In7
N
P
In6
R
T
Vs
In5
Vs
U
Vs
Vs
Vs
NC
NC
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
NC
Vover0
Vover1
Vover2
Vover3
Over0
Over1
Out2
Out3
Out0
Out1
Over2
Over3
Vs
V
In4
W
Y
In3
1
2
In2
3
In1
4
5
6
In0
7
8
9
10
11
12
13
14
15
16
17
= NO BALLS
BALLS LABELLED “NC” SHOULD BE LEFT UNCONNECTED - DO NOT TIE THEM TO
GROUND!
BALLS WITH NO LABELS MAY BE TIED TO GROUND TO SLIGHTLY REDUCE
THERMAL IMPEDANCE.
3
FN6220.8
April 13, 2011
ISL59530
Pinouts (Continued)
IN12
GND
IN13
SDO
VS
VS
GND
VSDO
IN14
IN15
VS
VS
OUT15
OUT14
VS
OUT13
OUT12
GND
ISL59530
(72 LD QFN)
TOP VIEW
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
49 OUT9
IN9
7
48 OUT8
IN8
8
47 GND
SLATCH
9
46 VS
VS
10
45 OUT7
CLK
11
44 OUT6
IN7
12
43 VS
IN6
13
42 OUT5
VS
14
41 OUT4
IN5
15
40 VS
IN4
16
39 GND
VS
17
38 GND
SDI
18
37 GND
IN3
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
GND
6
GND
VS
OUT3
50 VS
OUT2
5
VS
IN10
GND
51 OUT10
OUT1
4
OUT0
IN11
VS
52 OUT11
IN0
3
IN1
VS
VS
53 VS
VS
2
GND
RESET
VREF
54 GND
IN2
1
GND
GND
4
FN6220.8
April 13, 2011
ISL59530
Absolute Maximum Ratings (TA = +25°C)
Supply Voltage between VS and GND. . . . . . . . . . . . . . . . . . . . 6.0V
Maximum Continuous Output Current . . . . . . . . . . . . . . . . . . . 40mA
Maximum power supply (VS) slew rate . . . . . . . . . . . . . . . . . . 1V/µs
Thermal Information
JA (°C/W)
Thermal Resistance
JC (°C/W)
72 Ld QFN (Note 3) . . . . . . . . . . . . . . .
27
N/A
356 Ld PBGA (Notes 4, 5) . . . . . . . . . .
29.7
14.6
Maximum Die Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . +125°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Operating Conditions
Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C
ESD Classification
Human Body Model (analog input pins). . . . . . . . . . . . . . . . 3500V
Human Body Model (BGA, all pins except analog inputs) . 1500V
Human Body Model (QFN, all pins except analog inputs) . 1000V
Machine Model (analog input pins) . . . . . . . . . . . . . . . . . . . . 175V
Machine Model (BGA, all pins except analog inputs). . . . . . 100V
Machine Model (QFN, all pins except analog inputs) . . . . . . 50V
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTES:
3. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379
4. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
5. For JC, the “case temp” location is taken at the package top center.
DC Electrical Specifications
PARAMETER
VS = 5V, RL = 150 unless otherwise noted.
DESCRIPTION
VS
Power Supply Voltage
CONDITION
MIN
(Note 6)
TYP
4.5
MAX
(Note 6)
UNIT
5.5
V
VSDO
Power Supply for SDO output pin
Establishes serial data output high level
1.2
AV
Gain
AV = 1
0.98
1
AV = 2
1.96
2
GM
Gain Matching (to average of all other
outputs)
AV = 1
-1.5
AV = 2
-1.5
+1.5
%
VIN
Video Input Voltage Range
AV = 1
0
3.5
V
VOUT
Video Output Voltage Range
AV = 2
0.1
IB
Input Bias Current
Clamp function disabled (DC-coupled inputs)
-10
Clamp function enabled, VIN = VREF + 0.5V
0.5
IREF
VREF Input Current
Clamp function enabled
VOS
Output Offset Voltage
AV = 1
-20
8
35
mV
AV = 2
-70
-10
40
mV
Sourcing, RL = 10to GND
60
108
mA
Sinking, RL = 10to 2.5V
24
31
mA
IOUT
Output Current
5.5
V
1.02
V/V
2.04
V/V
+1.5
%
3.8
V
-5
1
µA
2
10
µA
-110
µA
PSRR
Power Supply Rejection Ratio
AV = 1 and AV = 2
50
70
IS
Supply Current
Enabled, all outputs enabled, no load current
275
320
360
mA
Enabled, all outputs disabled, no load current
135
165
195
mA
Disabled
1.2
1.8
2.4
mA
MIN
(Note 6)
TYP
MAX
(Note 6)
UNIT
AC Electrical Specifications
PARAMETER
BW -3dB
dB
VS = 5V, RL = 150 unless otherwise noted.
DESCRIPTION
CONDITION
3dB Bandwidth
VOUT = 200mVP-P, AV = 2
BW 0.1dB
0.1dB Bandwidth
VOUT = 200mVP-P, AV = 2
SR
Slew Rate
VOUT = 2VP-P, AV = 2
300
MHz
50
300
520
MHz
740
V/µs
tS
Settling Time to 0.1%
VOUT = 2VP-P, AV = 2
12
ns
Glitch
Switching Glitch, Peak
AV = 1
40
mV
tover
Overlay Delay Time
From OVER rising edge to output transition
6
ns
5
FN6220.8
April 13, 2011
ISL59530
AC Electrical Specifications
PARAMETER
VS = 5V, RL = 150 unless otherwise noted. (Continued)
DESCRIPTION
dG
Diff Gain
dP
XTADJACENT
CONDITION
MIN
(Note 6)
TYP
MAX
(Note 6)
UNIT
AV = 2, RL = 150
0.025
%
Diff Phase
AV = 2, RL = 150
0.05
°
Adjacent Channel Crosstalk
6MHz, AV = 1
-90
dB
XTHOSTILE
Hostile Crosstalk
6MHz, AV = 1
-72
dB
VN
Input Referred Noise Voltage
18
nV/Hz
NOTE:
6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
Pin Descriptions
72 LD QFN
356 LD PBGA
NAME
27
Y8
IN0
Crosspoint Video Input
26
Y6
IN1
Crosspoint Video Input
21
Y4
IN2
Crosspoint Video Input
19
Y2
IN3
Crosspoint Video Input
16
V1
IN4
Crosspoint Video Input
15
T1
IN5
Crosspoint Video Input
13
P1
IN6
Crosspoint Video Input
12
M1
IN7
Crosspoint Video Input
8
K1
IN8
Crosspoint Video Input
7
H1
IN9
Crosspoint Video Input
5
F1
IN10
Crosspoint Video Input
4
D1
IN11
Crosspoint Video Input
72
A1
IN12
Crosspoint Video Input
70
A3
IN13
Crosspoint Video Input
64
A5
IN14
Crosspoint Video Input
63
A7
IN15
Crosspoint Video Input
29
Y10
OUT0
Crosspoint Video Output
30
Y12
OUT1
Crosspoint Video Output
33
W14
OUT2
Crosspoint Video Output
34
W16
OUT3
Crosspoint Video Output
41
V20
OUT4
Crosspoint Video Output
42
T20
OUT5
Crosspoint Video Output
44
P19
OUT6
Crosspoint Video Output
45
M19
OUT7
Crosspoint Video Output
48
K20
OUT8
Crosspoint Video Output
49
H20
OUT9
Crosspoint Video Output
51
F19
OUT10
Crosspoint Video Output
52
D19
OUT11
Crosspoint Video Output
56
A17
OUT12
Crosspoint Video Output
6
DESCRIPTION
FN6220.8
April 13, 2011
ISL59530
Pin Descriptions (Continued)
72 LD QFN
356 LD PBGA
NAME
57
A15
OUT13
Crosspoint Video Output
59
B13
OUT14
Crosspoint Video Output
60
B11
OUT15
Crosspoint Video Output
-
W10
OVER0
Overlay Logic Control (with pull-down)
-
W12
OVER1
Overlay Logic Control (with pull-down)
-
Y14
OVER2
Overlay Logic Control (with pull-down)
-
Y16
OVER3
Overlay Logic Control (with pull-down)
-
V19
OVER4
Overlay Logic Control (with pull-down)
-
T19
OVER5
Overlay Logic Control (with pull-down)
-
P20
OVER6
Overlay Logic Control (with pull-down)
-
M20
OVER7
Overlay Logic Control (with pull-down)
-
K19
OVER8
Overlay Logic Control (with pull-down)
-
H19
OVER9
Overlay Logic Control (with pull-down)
-
F20
OVER10
Overlay Logic Control (with pull-down)
-
D20
OVER11
Overlay Logic Control (with pull-down)
-
B17
OVER12
Overlay Logic Control (with pull-down)
-
B15
OVER13
Overlay Logic Control (with pull-down)
-
A13
OVER14
Overlay Logic Control (with pull-down)
-
A11
OVER15
Overlay Logic Control (with pull-down)
-
V10
VOVER0
Overlay Video Input
-
V12
VOVER1
Overlay Video Input
-
V14
VOVER2
Overlay Video Input
-
V16
VOVER3
Overlay Video Input
-
V18
VOVER4
Overlay Video Input
-
T18
VOVER5
Overlay Video Input
-
P18
VOVER6
Overlay Video Input
-
M18
VOVER7
Overlay Video Input
-
K18
VOVER8
Overlay Video Input
-
H18
VOVER9
Overlay Video Input
-
F18
VOVER10
Overlay Video Input
-
D18
VOVER11
Overlay Video Input
-
C17
VOVER12
Overlay Video Input
-
C15
VOVER13
Overlay Video Input
-
C13
VOVER14
Overlay Video Input
-
C11
VOVER15
Overlay Video Input
7
DESCRIPTION
FN6220.8
April 13, 2011
ISL59530
Pin Descriptions (Continued)
72 LD QFN
356 LD PBGA
NAME
DESCRIPTION
22
M3
VREF
DC-restore clamp reference input. In an AC-coupled configuration
(DC-restore clamp enabled), the sync tip of composite video inputs
will be restored to this level. Set to 0.3V to 0.7V for optimum
performance.
In an DC-coupled configuration (DC-restore clamp disabled), this pin
should be tied to ground.
Do not let the VREF pin float! A floating VREF pin drifts high and, if
the clamp function is enabled, will cause all of the outputs to
simultaneously try to drive ~4V DC into their 150 loads.
9
J3
SLATCH
11
K3
CLK
Serial data clock
18
L3
SDI
Serial data input
69
G3
SDO
Serial data output. Can be tied to SDI of another ISL59530 to enable
daisy-chaining of multiple devices.
2
H3
RESET
Reset input. Pull high then low to reset device, but not needed in
normal operation. Tie to ground in final application.
65
D3
VSDO
Power supply for SDO pin. Tie to +5V for a 0V to 5V SDO output
signal swing.
3, 6, 10, 14, 17, 24, 25,
28, 32, 40, 43, 46, 50,
53, 58, 61, 62, 67, 68
D4, E4, F4, G4, H4, J4,
K4, L4, M4, N4, P4, R4,
T4, U4, D5, D6, D7, D8,
D9, D10, D11, D12, D13,
D14, D15, D16, D17, U5,
U6, U7, U8, U9, U10,
U11, U12, U13, U14,
U15, U16, U17, E17, F17,
G17, H17, J17, K17, L17,
M17, N17, P17, R17, T17
VS
1, 20, 23, 31, 35, 36, 37,
38, 39, 47, 54, 55, 66, 71
F6-R6, F7-R7, F8-R8,
F9-R9, F10-R10,
F11-R11, F12-R12,
F13-R13, F14-R14,
F15-R15
GND
V5, V6, V9
NC
8
Serial Latch. Serial data is latched into ISL59530 on rising edge of
SLATCH.
+5V power supply
Ground
No Connect - Do not electrically connect to anything, including
ground.
FN6220.8
April 13, 2011
ISL59530
Typical Performance Curves
15pF
Vs = +5V
AV = 1
RL = 100
INPUT_CH 0
OUTPUT_CH 0
VS = +5V
AV = 2
RL = 100
INPUT_CH 0
OUTPUT_CH 0
10pF
15pF
10pF
4.7pF
4.7pF
0pF
0pF
FIGURE 1. FREQUENCY RESPONSE - VARIOUS CL, AV = 1,
MUX MODE
VS=+5V
AV = 1
CL = 1pF
INPUT_CH 0
OUTPUT_CH 0
150
50
FIGURE 2. FREQUENCY RESPONSE - VARIOUS CL, AV = 2,
MUX MODE
VS=+5V
AV = 2
CL = 1pF
INPUT_CH 0
OUTPUT_CH 0
150
50
500
500
1.03k
1.03k
FIGURE 3. FREQUENCY RESPONSE - VARIOUS RL, AV = 1,
MUX MODE
OVERLAY MODE
AV = 1
RL = 100
CL = 1pF
INPUT_CH 0
OUTPUT_CH 15
FIGURE 4. FREQUENCY RESPONSE - VARIOUS RL, AV = 2,
MUX MODE
OVERLAY MODE
AV = 2
RL = 100
CL = 1pF
INPUT_CH 0
OUTPUT_CH 15
FIGURE 5. FREQUENCY RESPONSE - OVERLAY INPUT,
AV = 1
9
FIGURE 6. FREQUENCY RESPONSE - OVERLAY INPUT,
AV = 2
FN6220.8
April 13, 2011
ISL59530
Typical Performance Curves (Continued)
VS = +5V
AV = 2
RL = 100
INPUT_CH 0
OUTPUT_CH 0
15pF
10pF
15pF
10pF
4.7pF
VS = +5V
AV = 1
RL = 100
INPUT_CH 0
OUTPUT_CH 0
4.7pF
0pF
0pF
FIGURE 7. FREQUENCY RESPONSE - VARIOUS CL, AV = 1,
BROADCAST MODE
VS = +5V
AV = 1
CL = 1pF
INPUT_CH 0
OUTPUT_CH 0
150
FIGURE 8. FREQUENCY RESPONSE - VARIOUS CL, AV = 2,
BROADCAST MODE
VS = +5V
AV = 2
CL = 1pF
INPUT_CH 0
OUTPUT_CH 0
50
503
503
1.03k
1.03k
FIGURE 9A. FREQUENCY RESPONSE - VARIOUS RL, AV = 1,
BROADCAST MODE
FIGURE 10. FREQUENCY RESPONSE - VARIOUS RL, AV = 2,
BROADCAST MODE
-30
-50
-30
-35
HOSTILE BROADCAST
IN CH14 TO ALL BUT CH15
OUT CH15
-40
ISOLATION (dB)
CROSSTALK (dB)
AV = 1
-40 RL = 100
CL =1pF
-60
-70
-80
ADJACENT
IN CH14
OUT CH15
-90
-100
1M
10M
100M
FREQUENCY (Hz)
FIGURE 11. CROSSTALK - AV = 1
10
50
150
ALL HOSTILE IN_CH14
BROADCAST TO
ALL EXCEPT OUT_CH15
-45
-50
-55
-60
-65
-70
-75
1G
AV = 2
RL = 100
CL = 1pF
-80
1M
ADJACENT
IN CH14
OUT CH15
10M
100M
FREQUENCY (Hz)
1G
FIGURE 12. CROSSTALK - AV = 2
FN6220.8
April 13, 2011
ISL59530
Typical Performance Curves (Continued)
THD
2nd HD
3rd HD
VS = +5V
AV = 2
RL = 100
INPUT_CH 1
OUTPUT_CH1
FIN = 1MHz
THD
2nd HD
VS = +5V
AV = 2
RL = 100
INPUT_CH 1
OUTPUT_CH 1
VOP-P = 2V
3rd HD
FIGURE 13. HARMONIC DISTORTION vs FREQUENCY
FIGURE 14. HARMONIC DISTORTION vs VOUT_P-P
FIGURE 15. DISABLED OUTPUT IMPEDANCE
FIGURE 16. ENABLED OUTPUT IMPEDANCE
MUX MODE
AV = 1
RL = 100
INPUT_CH 0
OUTPUT_CH 0
FALL TIME
2.44ns
RISE TIME
2.42ns
MUX MODE
AV = 1
RL = 100
INPUT_CH 0
OUTPUT_CH 0
TIME (ns)
FIGURE 17. RISE TIME - AV = 1
11
TIME (ns)
FIGURE 18. FALL TIME - AV = 1
FN6220.8
April 13, 2011
ISL59530
Typical Performance Curves (Continued)
MUX MODE
AV = 2
RL = 100
INPUT_CH 0
OUTPUT_CH 0
FALL TIME
2.40ns
RISE TIME
2.32ns
MUX MODE
AV = 2
RL = 100
INPUT_CH 0
OUTPUT_CH 0
TIME (ns)
TIME (ns)
FIGURE 19. RISE TIME - AV = 2
FIGURE 20. FALL TIME - AV = 2
MUX MODE
AV = 1
RL = 100
INPUT_CH 0
OUTPUT_CH 0
SLEW RATE
-395V/µs
SLEW RATE
405V/µs
MUX MODE
AV = 1
RL = 100
INPUT_CH 0
OUTPUT_CH 0
TIME (ns)
TIME (ns)
FIGURE 21. RISING SLEW RATE - AV = 1
FIGURE 22. FALLING SLEW RATE - AV = 1
MUX MODE
AV = 2
RL = 100
INPUT_CH 0
OUTPUT_CH 0
SLEW RATE
-420V/µs
SLEW RATE
430V/µs
MUX MODE
AV = 2
RL = 100
INPUT_CH 0
OUTPUT_CH 0
TIME (ns)
FIGURE 23. RISING SLEW RATE - AV = 2
12
TIME (ns)
FIGURE 24. FALLING SLEW RATE - AV = 2
FN6220.8
April 13, 2011
ISL59530
Typical Performance Curves (Continued)
OUTPUT
OUTPUT
OVERLAY
LOGIC
INPUT
FIGURE 25. OVERLAY SWITCH TURN-ON DELAY TIME
OVERLAY
LOGIC
INPUT
FIGURE 26. OVERLAY SWITCH TURN-OFF DELAY TIME
AV = 2
RL = 100
INPUT_CH 1
OUTPUT_CH 1
OSC = 40mV
AV = 2
RL = 100
INPUT_CH 1
OUTPUT_CH 1
OSC = 40mV
FIGURE 27. DIFFERENTIAL GAIN, AV = 2
AV = 2
RL = 100
INPUT_CH 1
OUTPUT_CH 1
OSC = 40mV
FIGURE 28. DIFFERENTIAL PHASE, AV = 2
AV = 2
RL = 100
INPUT_CH 1
OUTPUT_CH 1
OSC = 40mV
FIGURE 29. DIFFERENTIAL GAIN, AV = 2
13
FIGURE 30. DIFFERENTIAL PHASE, AV = 2
FN6220.8
April 13, 2011
ISL59530
Typical Performance Curves (Continued)
AV = 1
RL = 100
INPUT_CH 1
OUTPUT_CH1
OSC = 40mV
AV = 1
RL = 100
INPUT_CH 1
OUTPUT_CH 1
OSC = 40mV
FIGURE 31. DIFFERENTIAL GAIN, AV = 1
AV = 1
RL = 100
INPUT_CH 1
OUTPUT_CH 1
OSC = 40mV
FIGURE 32. DIFFERENTIAL PHASE, AV = 1
AV = 1
RL = 100
INPUT_CH 1
OUTPUT_CH 1
OSC = 40mV
FIGURE 33. DIFFERENTIAL GAIN, AV = 1
AV = 2
RL = 100
INPUT_CH 01
OUTPUT_CH 15
OSC = 40mV
FIGURE 34. DIFFERENTIAL GAIN, AV = 1
AV = 2
RL = 100
INPUT_CH 01
OUTPUT_CH 15
OSC = 40mV
FIGURE 35. DIFFERENTIAL GAIN, AV = 2
14
FIGURE 36. DIFFERENTIAL PHASE, AV = 2
FN6220.8
April 13, 2011
ISL59530
Typical Performance Curves (Continued)
AV = 2
RL = 100
INPUT_CH 01
OUTPUT_CH 15
OSC = 40mV
AV = 2
RL = 100
INPUT_CH 01
OUTPUT_CH 15
OSC = 40mV
FIGURE 37. DIFFERENTIAL GAIN, AV = 2
FIGURE 38. DIFFERENTIAL PHASE, AV = 2
AV = 1
RL = 100
INPUT_CH 01
OUTPUT_CH 15
OSC = 40mV
AV = 1
RL = 100
INPUT_CH 01
OUTPUT_CH 15
OSC = 40mV
FIGURE 39. DIFFERENTIAL GAIN, AV = 1
FIGURE 40. DIFFERENTIAL PHASE, AV = 1
AV = 1
RL = 100
INPUT_CH 01
OUTPUT_CH 15
OSC = 40mV
AV = 1
RL = 100
INPUT_CH 01
OUTPUT_CH 15
OSC = 40mV
FIGURE 41. DIFFERENTIAL GAIN, AV = 1
15
FIGURE 42. DIFFERENTIAL PHASE, AV = 1
FN6220.8
April 13, 2011
ISL59530
Typical Performance Curves (Continued)
AV = 2
RL = 100
INPUT_CH 01
OUTPUT_CH 01
OSC = 40mV
AV = 2
RL = 100
INPUT_CH 01
OUTPUT_CH 01
OSC = 40mV
FIGURE 43. DIFFERENTIAL GAIN, OVERLAY, AV = 2
FIGURE 44. DIFFERENTIAL PHASE, OVERLAY, AV = 2
AV = 1
RL = 100
INPUT_CH 01
OUTPUT_CH 01
OSC = 40mV
AV = 1
RL = 100
INPUT_CH 01
OUTPUT_CH 01
OSC = 40mV
FIGURE 45. DIFFERENTIAL GAIN, OVERLAY, AV = 1
16
FIGURE 46. DIFFERENTIAL PHASE, OVERLAY, AV = 1
FN6220.8
April 13, 2011
ISL59530
3dB Bandwidth, MUX Mode, AV = 1, RL = 100[MHz]
OUTPUT CHANNELS
INPUT CHANNELS
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
255
229
229
210
222
221
224
190
169
152
233
190
212
189
207
166
1
244
217
180
168
2
257
186
171
3
264
183
175
4
255
5
253
6
247
226
171
178
157
7
253
227
235
218
223
228
230
174
184
163
240
223
219
217
211
178
8
255
236
240
239
223
236
231
175
187
168
241
242
222
235
213
183
9
241
210
169
188
165
10
235
168
186
11
223
164
188
12
220
161
192
13
211
160
192
14
199
212
160
194
15
193
217
222
197
235
217
220
218
236
207
209
214
207
202
185
216
186
174
177
176
177
193
204
219
171
202
167
237
173
170
182
230
185
225
186
205
185
224
177
160
169
225
217
198
223
189
197
193
197
238
3dB Bandwidth, MUX Mode, AV = 2, RL = 100 [MHz]
OUTPUT CHANNELS
INPUT CHANNELS
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
295
316
290
397
384
405
395
220
288
240
299
250
385
234
396
188
1
268
290
291
183
2
277
3
279
4
269
5
263
6
259
7
263
411
307
402
387
8
262
407
308
402
383
9
253
10
253
300
408
391
407
246
241
13
236
14
233
279
15
227
274
17
192
392
196
402
192
196
283
412
398
201
205
407
307
402
387
413
398
211
412
394
203
212
411
300
403
385
415
394
216
410
272
367
196
201
196
196
385
396
213
289
196
412
244
192
201
388
11
183
404
417
12
211
216
407
230
194
210
194
215
187
213
184
216
182
220
178
220
183
223
298
200
200
214
293
216
412
217
391
225
419
324
276
400
379
413
225
396
230
385
293
FN6220.8
April 13, 2011
ISL59530
3dB Bandwidth, Broadcast Mode, AV = 1, RL = 100 [MHz]
OUTPUT CHANNELS
INPUT CHANNELS
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
215
198
195
183
184
188
172
178
151
145
157
145
140
146
144
158
1
214
195
174
152
2
210
171
153
3
212
171
157
4
206
5
203
6
201
156
163
159
151
7
204
187
182
170
170
175
160
167
167
156
168
157
151
158
154
170
8
204
187
183
172
171
176
161
167
171
160
172
160
155
161
159
175
9
202
157
164
170
160
10
196
160
169
11
194
157
171
12
193
156
171
13
191
151
174
14
189
172
151
175
15
187
173
153
178
188
178
174
177
170
161
162
170
167
157
155
161
149
169
157
165
159
144
147
143
164
150
164
161
164
164
174
169
178
160
174
156
178
164
167
158
159
179
167
160
166
178
162
178
164
181
3dB Bandwidth, Broadcast Mode, AV = 2, RL = 100 [MHz]
OUTPUT CHANNELS
INPUT CHANNELS
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
234
216
209
199
204
205
190
196
169
160
172
162
158
163
161
178
1
232
215
193
169
2
228
189
171
3
229
191
175
4
223
186
177
5
219
6
217
7
220
204
198
189
190
8
220
205
199
190
191
9
218
10
220
204
196
193
192
212
211
13
209
14
208
191
15
205
191
178
167
192
175
183
184
173
184
174
169
174
172
189
193
177
184
187
178
188
178
173
178
178
193
178
187
18
171
183
177
179
172
182
181
179
184
163
168
183
174
11
178
178
174
185
12
161
164
176
160
181
188
176
186
174
188
174
192
170
192
167
194
166
197
177
183
183
193
187
192
177
192
176
195
181
185
195
184
179
185
195
181
196
182
198
FN6220.8
April 13, 2011
ISL59530
Block Diagram
VS
VOVERn
OVERn
16 OVERLAY
VIDEO INPUTS
VREF
16 OVERLAY
CHANNEL
ENABLES
CLAMP
16 VIDEO
INPUTS
IN0 – IN15
16 VIDEO
OUTPUTS
OUT0 – OUT15
16x16
SWITCH
MATRIX
CLAMP
CLAMP
ENABLE
SDI
SCLK
SLATCH
SPI INTERFACE AND
CONTROL REGISTERS
AV
X1, X2
OUTPUT
ENABLE
VSDO
SDO
General Description
Serial Interface
The ISL59530 is a 16x16 integrated video crosspoint switch
matrix with input and output buffers and On-Screen Display
(OSD) insertion. This device operates from a single +5V
supply. Any output can be generated from any of the 16 input
video signal sources, and each output can have OSD
information inserted through a dedicated, fast 2:1 mux
located before the output buffer. There is also a Broadcast
mode allowing any one input to be broadcast to all 16
outputs. A DC-restore clamp function enables the ISL59530
to AC-coupled incoming video.
The ISL59530 is programmed through a simple serial
interface. Data on the SDI (serial data input) pin is shifted
into a 16-bit shift register on the rising edge of the SCLK
(serial clock) signal (this is continuously done regardless of
the state of the SLATCH signal). The LSB (Bit 0) is loaded
first and the MSB (Bit 15) is loaded last (see the “Serial
Timing Diagram” on page 20). After all 16 bits of data have
been loaded into the shift register, the rising edge of
SLATCH updates the internal registers.
The ISL59530 offers a -3dB signal bandwidth of 300MHz.
Differential gain and differential phase of 0.025% and 0.05°
respectively, along with 0.1dB flatness out to 50MHz make
this ideal for multiplexing composite NTSC and PAL signals.
The switch matrix configuration and output buffer gain are
programmed through an SPI/QSPI™-compatible, three-wire
serial interface. The ISL59530 interface is designed to
facilitate both fast initialization and configuration changes.
On power-up, all outputs are initialized to the disabled state
to avoid output conflicts in the user’s system.
Digital Interface
The ISL59530 uses a serial interface to program the
configuration registers. The serial interface uses three
signals (SCLK, SDI, and SLATCH) for programming the
ISL59530, while a fourth signal (SDO) enables optional
daisy-chaining of multiple devices. The serial clock can run
at up to 5MHz (5Mbits/s).
19
While the ISL59530 has an SDO (Serial Data Out) pin, it
does not have a register readback feature. The data on the
SDO pin is an exact replica of the incoming data on the SDI
pin, delayed by 15.5 SCLKs (an input bit is latched on the
rising edge of SLCK, and is output on SDO on the falling
edge of SLCK 15.5 SCLKs later). Multiple ISL59530’s can be
daisy-chained by connecting the SDO of one to the SDI of
the other, with SCLK and SLATCH common to all the
daisy-chained parts. After all the serial data is transmitted
(16 bits*n devices = 16*n SCLKs), the rising edge of
SLATCH will update the configuration registers of all n
devices simultaneously.
The “Serial Timing Diagram” on page 20 and Table 1 show
the timing requirements for the serial interface.
FN6220.8
April 13, 2011
ISL59530
Serial Timing Diagram
SLATCH
SLATCH falling edge timing/placement is a “don’t care.”
Serial data is latched only on rising edge of SLATCH.
tSL
t
SCLK
tHD
tw
tSD
B0
(LSB)
SDI
B1
B15
(MSB)
B2
B15
(PREVIOUS)
B2
B0
B1
(PREVIOUS) )(PREVIOUS) (PREVIOUS)
SDO
B0
(LSB)
B1
B2
SDO = SDI delayed by 15.5 SCLKs to allow daisy-chaining of multiple ISL59530s. SDO changes on the falling edge of SCLK.
TABLE 1. SERIAL TIMING PARAMETERS
PARAMETER
RECOMMENDED OPERATING RANGE
DESCRIPTION
t
200ns
tW
0.50*t
Clock Pulse Width
tSD
20ns
Data Setup Time
tHD
20ns
Data Hold Time
tSL
20ns
Final SLCK rising edge (latching B15) to SLATCH rising edge
SCLK period
Programming Model
The ISL59530 is configured by a series of 16-bit serial control words. The three MSBs (B15 through B13) of each serial word
determine the basic command:
TABLE 2. COMMAND FORMAT
B15
B14
B13
COMMAND
NUMBER OF WRITES
0
0
0
INPUT/OUTPUT: Maps input channels to output channels
16 (1 channel per write)
0
0
1
OUTPUT ENABLE: Output enable for individual channels
4 (4 channels per write)
0
1
0
GAIN SET: Gain (x1 or x2) for each channel
4 (4 channels per write)
0
1
1
BROADCAST: Enables broadcast mode and selects the input channel to be
broadcast to all output channels
1
1
1
1
CONTROL: Clamp on/off, operational/standby mode, and global output
enable/disable
1
Mapping Inputs to Outputs
Inputs are mapped to their desired outputs using the input/output control word. Its format is:
TABLE 3. INPUT/OUTPUT WORD
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
0
0
0
I3
I2
I1
I0
0
0
0
0
O3
O2
O1
O0
0
I3:I0 form the 4-bit word indicating the input channel (0 to 15), and O3:O0 determine the output channel which that input channel
will map to. One input can be mapped to one or multiple outputs. To fully program the ISL59530, 16 INPUT/OUTPUT words must
be transmitted - one for each input channel.
Note: Broadcast Mode must be disabled when configuring input/output mapping. INPUT/OUTPUT words transmitted while in
Broadcast Mode will not be processed correctly and result in corrupt channel mapping when Broadcast Mode is disabled.
20
FN6220.8
April 13, 2011
ISL59530
Enabling Outputs
The output enable control word is used to enable individual outputs. There are 16 channels to configure, so this is accomplished by
writing 4 serial words, each controlling a bank of four outputs at a time. The bank is selected by bits B9 and B8. The output enable
control word format is:
TABLE 4. OUTPUT ENABLE FORMAT
B15 B14 B13 B12 B11 B10
B9
B8
B7
B6
B5
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
1
O15
B4
O3
B3
B2
B1
B0
O2
O1
O0
O7
O6
O5
O4
O11
O10
O9
O8
O14
O13
O12
Setting the ON bit = 0 tri-states the output. Setting the ON bit = 1 enables the output if the Global Output Enable bit is also set (the
individual output enable bits are ANDed with the Global Output Enable bit before they are sent to the output stage).
Setting the Gain
The gain of each output may be set to x1 or x2 using the Gain Set word. It is in the same format as the output enable control word:
TABLE 5. GAIN SET FORMAT
B15 B14 B13 B12 B11 B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
0
1
0
0
0
0
0
0
G3
G2
G1
G0
0
1
0
0
0
0
0
1
G7
G6
G5
G4
0
1
0
0
0
0
1
0
G11
G10
G9
G8
0
1
0
0
0
0
1
1
G15
G14
G13
G12
Set GN = 0 for a gain of x1 or 1 for a gain of x2.
Broadcast Mode
The Broadcast Mode routes one input to all 16 outputs. The broadcast control word is:
TABLE 6. BROADCAST FORMAT
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
0
1
1
I3
I2
I1
I0
0
0
0
0
0
0
0
0
B0
Enable Broadcast
0: Broadcast Mode Disabled
1: Broadcast Mode Enabled
I3:I0 form the 4-bit word indicating the input channel (0 to 15) to be sent to all 16 outputs. Set the Enable Broadcast bit (B0) = 1 to
enable Broadcast Mode, or to 0 to disable Broadcast Mode. When Broadcast Mode is disabled, the previous channel assignments
are restored.
Control Word
The ISL59530’s power-on reset disables all outputs and places the part in a low-power standby mode. To enable the device, the
following control word should be sent:
TABLE 7. CONTROL WORD FORMAT
B15 B14 B13 B12 B11 B10
1
1
1
0
0
0
B9
B8 B7 B6 B5 B4 B3 B2
0
Clamp
0: Clamp Disabled
1: Clamp Enabled
0
0
0
0
0
0
B1
B0
Global Output Enable
Power
0: All outputs tri-stated
0: Standby
1: Operational 1: Individual Output Enable bits control outputs
The Clamp bit enables the input clamp function, forcing the AC-coupled signal’s most negative point to be equal to VREF.
Note: The Clamp bit turns the DC-restore clamp function on or off for all channels - there is no DC-restore on/off control for
individual channels. The DC-restore function only works with signals with sync tips (composite video). Signals that do not have
sync tips (the Chroma/C signal in S-video and the Pb, Pr signals in Component video), will be severely distorted if run through a
DC-restore/clamp function.
21
FN6220.8
April 13, 2011
ISL59530
For this reason, the ISL59530 must be in DC-coupled
mode (Clamp Disabled) to be compatible with S-video
and component video signals.
Bandwidth Considerations
Wide frequency response (high bandwidth) in a video
system means better video resolution. Four sets of
frequency response curves are shown in Figure 47.
Depending on the switch configurations and the routing (the
path from the input to the output), bandwidth can vary
between 100MHz and 350MHz. A short discussion of the
trade-offs — including matrix configuration, output buffer
gain selection, channel selection, and loading follows.
NORMALIZED GAIN (dB)
2
In addition to bandwidth optimization, to get the best linearity
the ISL59530 should be configured to operate in its most
linear operating region. Figure 48 shows the differential gain
curve. The ISL59530 is a single supply 5V design with its
most linear region between 0.1 and 2V. This range is fine for
most video signals whose nominal signal amplitude is 1V.
The most negative input level (the sync tip for composite
video) should be maintained at 0.3V or above for best
operation.
MUX, AV = 2
0
-2
Linear Operating Region
MUX, AV = 1
BROADCAST,
AV = 1
BROADCAST,
AV = 2
-4
-6
-8
-10
1M
FIGURE 48. DIFFERENTIAL GAIN RESPONSE
10M
100M
1G
FREQUENCY (Hz)
FIGURE 47. FREQUENCY RESPONSE FOR VARIOUS MODES
In multiplexer mode, one input typically drives one output
channel, while in broadcast mode, one input drives all 16
outputs. As the number of outputs driven increases, the
parasitic loading on that input increases. Broadcast Mode is
the worst-case, where the capacitance of all 16 channels
loads one input, reducing the overall bandwidth. In addition,
due to internal device compensation, an output buffer gain of
x2 has higher bandwidth than a gain of x1. Therefore, the
highest bandwidth configuration is multiplexer mode (with
each input mapped to only one output) and an output buffer
gain of x2.
The relative locations of the input and output channels also
have significant impact on the device bandwidth (due to the
layout of the ISL59530 silicon). When the input and output
channels are further away, there are additional parasitics as
a result of the additional routing, resulting in lower
bandwidth.
The bandwidth does not change significantly with resistive
loading, as shown in the “Typical Performance Curves”
beginning on page 9. However several of the curves
demonstrate that frequency response is sensitive to
capacitance loading. This is most significant when laying out
the PCB. If the PCB trace length between the output of the
crosspoint switch and the back-termination resistor is not
minimized, the additional parasitic capacitance will result in
some peaking and eventually a reduction in overall
bandwidth.
22
In a DC-coupled application, it is the system designer’s
responsibility to ensure that the video signal is always in the
optimum range.
When AC coupling, the ISL59530’s Clamp (also called
“DC-restore”) function automatically and continuously
adjusts the DC level so that the most negative portion of the
video is always equal to VREF.
A discussion of the benefits of the DC restoration function
begins by understanding the Clamp circuit shown in
Figure 49. The incoming video signal is typically terminated
into 75, then AC-coupled through C1, at which point it is
connected to the base of the buffer’s differential pair. These
components form the video path.
The Clamp function consists of Q1, D1, Q2, D2, the two
current sources, and the 3 switches controlled by the Clamp
Enable signal. The VREF voltage is level-shifted up two
diode drops (Q1 and D1) to the base of Q2. If the voltage at
the cathode of D2 goes below VREF, Q2 and D2 will turn on,
keeping the INx voltage at VREF. If the voltage at INx is
greater than VREF, Q2 and D2 are off and the INx node is
high impedance. This is how the clamp function forces the
lowest portion of the video signal (the sync tip) to always be
equal to or greater than VREF.
To make sure that the sync tip is always equal to (not equal to
or greater than) VREF; i1 is constantly sinking ~2µA of current
from C1. This causes each sync tip to be slightly lower voltage
than the previous sync tip, causing Q2 and D2 to turn on at
each sync tip and raise the voltage to VREF. The 2µA pull-down
with a 0.1µF capacitor and a 15kHz HSYNC frequency results
in 1.3mV of “droop” across every line, or 0.2% of the video
signal. Because 1.3mV is only 0.2% of a 0.7V video signal, this
droop is imperceptible to the human eye.
FN6220.8
April 13, 2011
ISL59530
When the clamp function is disabled in the CONTROL
register (Clamp = 0) to allow DC-coupled operation, the
ICLAMP current sinks/sources are disabled and the input
passes through the DC-restore block unaffected. In this
application, VREF may be tied to GND.
Overlay Operation
The ISL59530 features an overlay feature that allows an
external video signal or DC level to be inserted in place of
that output channel’s video. When the OVERN signal is
taken high, the output signal on the OUTN pin is replaced
with the signal on the VOVERN pin.
Q2
D1
D2
VREF
~0.4V
C2
D3
Q1
(110µA)
0.1µF
SS12
INPUT
TO
BUFFER
INx
VIDEOIN
C1
0.1µF
R1
75
There are several ways the overlay feature can be used.
Toggling the OVERN signal at the frame rate or slower will
replace the video frame(s) on the OUTN pin with the video
supplied on the VOVERN pin.
Another option (for OSD displays, for example), is to put a
DC level on the VOVERN line and toggle the OVERN signal
at the pixel rate to create a monocolor image “overlaid” on
Channel N’s output signal.
i1
CLAMP
ENABLE
FIGURE 49. DC-RESTORE BLOCK DIAGRAM
This is how the video is “DC-restored” after being
AC-coupled into the ISL59530. The sync tip voltage will be
equal to VREF on the right side of C1, regardless of the DC
level of the video on the left side of C1. Due to various
sources of offset in the actual clamp function, the actual sync
tip level is typically about 75mV higher than VREF (for
VREF = 0.4V).
Finally, by enabling the OVERN signal for some portion of
each line over a certain amount of lines, a picture-in-picture
function can be constructed.
It’s important to note that the overlay inputs do not have the
DC-restore function previously described - the overlay signal
is DC-coupled into the output. It is the system designer’s
responsibility to ensure that the video levels are in the
ISL59530’s linear region and matching the output channel’s
offset and amplitude. One easy way to do this is to run the
video to be overlaid through one of the ISL59530’s unused
channels and then into the VOVERN input.
The OVERN pins all have weak pull-downs, so if they are
unused, they can either be left unconnected or tied to GND.
CIN = 100nF
Power Dissipation and Thermal Resistance
CIN = 1nF
FIGURE 50. DC-RESTORE VIDEO WAVEFORMS
It is important to choose the correct value for CIN. Too small a
value will generate too much droop, and the image will be
visibly darker on the right than on the left. A CIN value that is too
large may cause the clamp to fail to converge. The droop rate
(dV/dt) is i1/CIN volts/second. In general, the droop voltage
should be limited to <1 IRE over a period of one line of video; so
for 1 IRE = 7mV, IB = 10µA maximum, and an NTSC waveform
we will set CIN > 10µA*60µs/7mV = 0.086µF. Figure 50 shows
the result of CIN = 0.1µF delivering acceptable droop and
CIN = 0.001µF producing excessive droop.
23
With a large number of switches, it is possible to exceed the
+150°C absolute maximum junction temperature under
certain load current conditions. Therefore, it is important to
calculate the maximum junction temperature for an
application to determine if load conditions or package types
need to be modified to assure operation of the crosspoint
switch in a safe operating area.
The maximum power dissipation allowed in a package is
determined according to Equation 1:
T JMAX – T AMAX
PD MAX = -------------------------------------------- JA
(EQ. 1)
Where:
• TJMAX = Maximum junction temperature = +125°C
• TAMAX = Maximum ambient temperature = +85°C
• JA = Thermal resistance of the package
FN6220.8
April 13, 2011
ISL59530
The maximum power dissipation actually produced by an IC
is the total quiescent supply current times the total power
supply voltage, plus the power in the IC due to the load, or:
n
V OUTi
  VS – VOUTi   ---------------R Li
PD MAX = V S  I SMAX +
(EQ. 2)
i=1
Where:
• VS = Supply voltage = 5V
• ISMAX = Maximum quiescent supply current = 360mA
• VOUT = Maximum output voltage of the application = 2V
• RLOAD = Load resistance tied to ground = 150
• n = 1 to 16 channels
n
PD MAX = V S  I SMAX +
V OUTi
-=
  VS – VOUTi   ---------------R Li
i=1
2.44W
(EQ. 3)
The required JA to dissipate 2.44W is:
T JMAX – T AMAX
 JA = --------------------------------------------- = 16.4  C/W 
PD MAX
(EQ. 4)
Table 8 shows JA thermal resistance results with a
Wakefield heatsink and without heatsink and various airflow.
As the thermal resistance shows, the required thermal
resistance depends on the maximum ambient temperature.
TABLE 8. JA THERMAL RESISTANCE [°C/W]
AIRFLOW [LFM]
0
250
500
750
No Heatsink
18
14.3
13.0
12.6
Wakefield
658-25AB
Heatsink
16.0
7.0
6.0
4.7
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
24
FN6220.8
April 13, 2011
ISL59530
Package Outline Drawing
L72.10x10C
72 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (PUNCH QFN)
Rev 0, 7/07
10.00
A
9.75
X
B
EXPOSED PAD AREA
Z
72
72
1
6
PIN 1
INDEX AREA
9.75
8.50 REF.
(4X)
1
10.00
6
PIN #1 INDEX AREA
68X 0.50
4 0.23
(4X)
0.15
72X 0.50 ±0.1 mm
6.00 REF.
(4X)
TOP VIEW
0.100 M C A B
BOTTOM VIEW
PACKAGE OUTLINE
R0.200
10.00
0.450
6.00
(0
.1
AR 25
O )
U
N
D
)
(68X 0.50)
C0.400 X 45°
(4X)
(72X 0.23)
1
TYPICAL RECOMMENDED LAND PATTERN
DETAIL “X”
72
R0.115
TYP.
DETAIL “Z”
11° ±1° ALL AROUND
(A
L
(72X 0.20)
(72X 0.70)
LL
R0.200
TYP.
Y
9.75
10.00
SIDE VIEW
R0.200 MAX
ALL AROUND
0.100 C
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
0.65
0.85
2. Dimensioning and tolerancing conform to JESD-MO220.
3. Unless otherwise specified, tolerance : Decimal ± 0.05;
body tolerance: ±0.1mm
0.19~ 0.245
SEATING
PLANE
0.08 C
4. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
25
e
0.25 ±0.02
C
b
0.100 M C A B
0.050 M C
DETAIL “Y”
FN6220.8
April 13, 2011
ISL59530
Package Outline Drawing
V356.27x27B
356 BALL PLASTIC BALL GRID ARRAY PACKAGE (PBGA)
Rev 2, 10/10
0.20 (4X)
27.00
A1 BALL
PAD CORNER
24.00 +0.35
-0.05
4X 10.00
5.
A1 BALL PAD
INDICATOR, 1.0
DIA., OPTIONAL
A
B
4X 10.00
20 18 16 14 12 10 8 6 4 2
19 17 15 13 11 9 7 5 3 1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
1.27
27.00
+0.35
24.00 -0.05
(1.44)
4X 45°
CHAMFER
TOP VIEW
Ø16.8 AVAILABLE MARKING AREA
(1.44)
1.27
3X R0.50
BOTTOM VIEW
0.35 C
0.25 C
0.15 C
C
30° TYP
+0.14
3. 0.76 -0.16
Ø0.30 M C A B
Ø0.15 M C
1.27
1.27
4. SEATING PLANE
NON SOLDERMASK DEFINED PADS.
SOLDERMASK OPENING = 0.67MM (TYP x356)
PAD DIAMATER = 0.55MM (TYP X356)
1.17±0.05
2.33 ±0.21
0.60±0.10
0.56 ±0.06
TYPICAL RECOMMENDED LAND PATTERN
SIDE VIEW
NOTES:
1.
All dimensions and tolerances conform to ASME Y14.5M-1994.
2.
Dimensions are in millimeters.
3 . Dimension is measured at the maximum solder ball diameter,
parallel to primary datum C.
26
4.
Primary datum C and seating plane are defined by the spherical
crowns of the solder balls.
5.
A1 ball pad corner I.D. for plate mold: To be marked by ink.
Auto mold: Dimple to be formed by mold cap.
6.
Reference specifications: This drawing conforms to JEDEC
registered outline MS-034/A variation BAL-2.
FN6220.8
April 13, 2011