5962-0923301VPA

REVISIONS
LTR
DESCRIPTION
DATE (YR-MO-DA)
APPROVED
REV
SHEET
REV
SHEET
REV STATUS
REV
OF SHEETS
SHEET
PMIC N/A
PREPARED BY
1
2
3
4
5
RICK OFFICER
STANDARD
MICROCIRCUIT
DRAWING
6
7
8
9
10
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil
CHECKED BY
RAJESH PITHADIA
APPROVED BY
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
AMSC N/A
CHARLES F. SAFFLE
DRAWING APPROVAL DATE
MICROCIRCUIT, LINEAR, ADJUSTABLE ANALOG
CONTROLLER, MONOLITHIC SILICON
10-08-17
REVISION LEVEL
SIZE
CAGE CODE
A
67268
SHEET
DSCC FORM 2233
APR 97
5962-09233
1 OF 10
5962-E103-10
1. SCOPE
1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and
M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part
or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
1.2 PIN. The PIN is as shown in the following example:
5962
-
Federal
stock class
designator
\
RHA
designator
(see 1.2.1)
01
V
P
A
Device
type
(see 1.2.2)
Device
class
designator
(see 1.2.3)
Case
outline
(see 1.2.4)
Lead
finish
(see 1.2.5)
09233
/
\/
Drawing number
1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are
marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A
specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
1.2.2 Device type(s). The device type(s) identify the circuit function as follows:
Device type
01
Generic number
Circuit function
UC19432
Adjustable analog controller
1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as
follows:
Device class
Device requirements documentation
M
Vendor self-certification to the requirements for MIL-STD-883 compliant, nonJAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V
Certification and qualification to MIL-PRF-38535
1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:
Outline letter
P
Descriptive designator
Terminals
GDIP1-T8 or CDIP2-T8
8
Package style
Dual-in-line
1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535,
appendix A for device class M.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
2
1.3 Absolute maximum ratings. 1/
Supply voltage (VCC) .................................................................................................... 24 V
Collector regulated output voltage (VCOLL) ..................................................................
Non-inverting input to error amplifier (+EA) ...................................................................
Inverting input to error amplifier input (SENSE) ............................................................
Error amplifier compensation (COMP) ..........................................................................
Reference output (REF) ................................................................................................
Output sink current of COLL pin (continuous or time average) (ICOLL) ........................
Output source current of ISET pin (continuous or time average) (ISET) .......................
Power dissipation (PD) at TA  25C .............................................................................
Storage temperature range ...........................................................................................
Junction temperature (TJ) .............................................................................................
Lead temperature (soldering, 10 seconds) ....................................................................
Thermal resistance, junction-to-case (JC) ...................................................................
24 V
6V
6V
6V
6V
125 mA
-125 mA
1 W 2/
-65C to +150C
-55C to +150C
+300C
See MIL-STD-1835
Thermal resistance, junction-to-ambient (JA) .............................................................. 125C/W
1.4 Recommended operating conditions.
Supply voltage (VCC) .................................................................................................... 2.4 V to 24 V
Ambient operating temperature range (TA) ................................................................... -55C to +125C
2. APPLICABLE DOCUMENTS
2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part
of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the
solicitation or contract.
DEPARTMENT OF DEFENSE SPECIFICATION
MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.
DEPARTMENT OF DEFENSE STANDARDS
MIL-STD-883 MIL-STD-1835 -
Test Method Standard Microcircuits.
Interface Standard Electronic Component Case Outlines.
DEPARTMENT OF DEFENSE HANDBOOKS
MIL-HDBK-103 MIL-HDBK-780 -
List of Standard Microcircuit Drawings.
Standard Microcircuit Drawings.
(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization
Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text
of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a
specific exemption has been obtained.
_______
1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the
maximum levels may degrade performance and affect reliability.
2/ Derate 8 mW/C for TA  25C.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
3
3. REQUIREMENTS
3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with
MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The
modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for
device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified
herein.
3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified
in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein.
3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the
electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full
ambient operating temperature range.
3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical
tests for each subgroup are defined in table I.
3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be
marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer
has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be
marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be
in accordance with MIL-PRF-38535, appendix A.
3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in
MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535
listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of
compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see
6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this
drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and
herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for
device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2
herein) involving devices acquired to this drawing is required for any change that affects this drawing.
3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the
option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made
available onshore at the option of the reviewer.
3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in
microcircuit group number 52 (see MIL-PRF-38535, appendix A).
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
4
TABLE I. Electrical performance characteristics.
Test
Symbol
Conditions 1/
-55C  TA +125C
unless otherwise specified
Reference voltage tolerance
VT
VCOLL = 5 V, TA = +25C
Reference temperature tolerance
VTT
VCOLL = 5 V
Reference line regulation
VLN
Reference load regulation
VLD
VCC = 2.4 V to 24 V,
Group A
subgroups
Device
type
Limits
Unit
Min
Max
1
01
1.295
1.305
V
1,2,3
01
1.291
1.309
V
1,2,3
01
38
mV
1,2,3
01
38
mV
VCOLL = 5 V
ICOLL = 10 mA to 50 mA,
VCOLL = 5 V
A
Reference sink current
ISK
1,2,3
01
Reference source current
ISC
1,2,3
01
Error amplifier (EA) input bias
current
IIB
1,2,3
01
-0.5
Error amplifier (EA) input offset
voltage
VOS
1,2,3
01
-4
4
Non-inverting input to the error
amplifier (+EA) operational
voltage limitations
V+EA
1,2,3
01
0.9
1.6
Error amplifier (EA) output
current sink (internally limited)
IOSK
1,2,3
01
16
Error amplifier (EA) output
current source
IOS
1,2,3
01
-0.8
mA
Minimum operating current
ICC
VCC = 24 V, VCOLL = 5 V
1,2,3
01
0.8
mA
Collector current limit 2/
IL
VCOLL = VCC = 24 V,
1,2,3
01
155
mA
1,2,3
01
0.7
1.5
V
4,5,6
01
-170
-110
Collector saturation voltage
VSAT
Transconductance 2/ 3/
gm
10
-10
A
A
mV
V
A
Ref = 1.3 V, ISET = GND
ICOLL = 20 mA
VCC = 2.4 V to 24 V,
mS
VCOLL = 3 V, ISET = GND
Error amplifier open loop
voltage gain
AVOL
4,5,6
01
60
dB
Error amplifier gain bandwidth
GBW
4,5,6,
01
1.5
MHz
1/
2/
3/
Unless otherwise specified, TA = TJ, VCC = 15 V, COLL pin output = 2.4 V, and ICOLL = 10 mA.
Programmed transconductance and collector current limit equations are specified in the ISET pin description.
Measured as ICOLL / VCOMP for ICOLL = 5 mA to 20 mA.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
5
Device type
01
Case outline
P
Terminal
number
1
Terminal
symbol
COLL
Description
The collector of the output transistor with a maximum voltage of 24 V.
This pin is the output of the transconductance amplifier. The overall
open loop voltage gain of the transconductance amplifer is (gm x RL),
where gm is designed to be -140 mS 30mS and RL represents the
output load.
The output of the error amplifier and the input to the transconductance
amplifier. This pin is available to compensate the high frequency gain
of the error amplifier. It is internally voltage limited to approximately
2 V.
The power connection for the device. The minimum to maximum
operating voltage is 2.4 V to 24 V. The quiescent current is usually
0.5 mA.
2
COMP
3
VCC
4
+EA
The non-inverting input to the error amplifier.
5
REF
The output of the trimmed precision reference. It can source or sink
10 A and still maintain less than 1% output variation.
6
SENSE
The inverting terminal of the error amplifier used as both the voltage
sense input to the error amplifier and its other compensation point.
The error amplifier uses the SENSE input to compare against the
1.3 V on chip reference. The SENSE pin is also used as the under
voltage lockout (UVLO). It is intended to keep the chip from operating
until the internal reference is properly biased. The threshold is
approximately 1 V. It is important that once the UVLO is released, the
error amplifier can drive the transconductance amplifier to stabilize the
loop. If a capacitor is connected between the SENSE and COMP pins
to create a pole, it will limit the slew rate of the error amplifer.
To increase the bandwidth and ensure startup at low load current, it is
recommended to create a zero along with the pole. The error amplifier
must slew 2 V to drive the transconductance amplifier initially on.
7
GND
The reference and power ground for the device. The power ground of
the output transistor is isolated on the chip from the substrate ground
used to bias the remainder of the device.
8
ISET
The current set pin for the transconductance amplifier. The
transconductance will be -140 mS as specified in the electrical table if
this pin is grounded. If a resistance, RL, is added to the ISET pin, the
resulting new transconductance (gm) is calculated using equation :
gm = -0.714 / ( 5.1  + RL ).
The maximum current will be approximated by using equation:
IMAX = 0.65 V / ( 5.1  + RL ).
FIGURE 1. Terminal connections.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
6
FIGURE 2. Block diagram.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
7
4. VERIFICATION
4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with
MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan
shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in
accordance with MIL-PRF-38535, appendix A.
4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted
on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in
accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
4.2.1 Additional criteria for device class M.
a.
Burn-in test, method 1015 of MIL-STD-883.
(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision
level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall
specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in
method 1015 of MIL-STD-883.
(2) TA = +125C, minimum.
b.
Interim and final electrical test parameters shall be as specified in table IIA herein.
4.2.2 Additional criteria for device classes Q and V.
a.
The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the
device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under
document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with
MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall
specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in
method 1015 of MIL-STD-883.
b.
Interim and final electrical test parameters shall be as specified in table IIA herein.
c.
Additional screening for device class V beyond the requirements of device class Q shall be as specified in
MIL-PRF-38535, appendix B.
4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in
accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups
A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with
MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for
device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed
for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections
(see 4.4.1 through 4.4.4).
4.4.1 Group A inspection.
a.
Tests shall be as specified in table IIA herein.
b.
Subgroups 7, 8, 9, 10, and 11 in table I, method 5005 of MIL-STD-883 shall be omitted.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
8
TABLE IIA. Electrical test requirements.
Test requirements
Interim electrical
parameters (see 4.2)
Final electrical
parameters (see 4.2)
Group A test
requirements (see 4.4)
Group C end-point electrical
parameters (see 4.4)
Group D end-point electrical
parameters (see 4.4)
Group E end-point electrical
parameters (see 4.4)
1/
2/
Subgroups
(in accordance with
MIL-PRF-38535, table III)
Subgroups
(in accordance with
MIL-STD-883,
method 5005, table I)
Device
class M
1
1
1
1,2,3,4,5,6 1/
1,2,3,4,5,6 1/
1,2,3,4,5,6
1,2,3,4,5,6
1,2,3, 1/ 2/
4,5,6
1,2,3,4,5,6
1,2,3,4,5,6
1,2,3,4,5,6
1,4
1,4
Device
class Q
---
Device
class V
1,2,3, 2/
4,5,6
1,4
---
---
PDA applies to subgroup 1.
Delta limits as specified in table IIB shall be required where specified, and the delta limits
shall be computed with reference to the previous endpoint electrical parameters (see table I).
TABLE IIB. Burn-in and operating life test delta parameters. TA = +25C.
Parameters
1/
Symbol
Delta limits
Minimum operating current
ICC
0.05 mA
Error amplifier (EA) input offset voltage
VOS
0.4 mV
IIB
0.02 A
Error amplifier (EA) input bias current
1/ Deltas are performed at room temperature.
4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
a.
Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level
control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the
inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of
MIL-STD-883.
b.
TA = +125C, minimum.
c.
Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
9
4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature,
or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The
test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with
MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the
inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of
MIL-STD-883.
4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured
(see 3.5 herein).
a.
End-point electrical parameters shall be as specified in table IIA herein.
b.
For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as
specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to
radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested.
All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at
TA = +25C 5C, after exposure, to the subgroups specified in table IIA herein.
5. PACKAGING
5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes
Q and V or MIL-PRF-38535, appendix A for device class M.
6. NOTES
6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications
(original equipment), design applications, and logistics purposes.
6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor
prepared specification or drawing.
6.1.2 Substitutability. Device class Q devices will replace device class M devices.
6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for
the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system
application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users
and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering
microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone
(614) 692-0547.
6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in
MIL-PRF-38535 and MIL-HDBK-1331.
6.6 Sources of supply.
6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535.
The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to
this drawing.
6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103.
The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been
submitted to and accepted by DSCC-VA.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
5962-09233
A
REVISION LEVEL
SHEET
10
STANDARD MICROCIRCUIT DRAWING BULLETIN
DATE: 10-08-17
Approved sources of supply for SMD 5962-09233 are listed below for immediate acquisition information only and
shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be
revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a
certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded
by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current
sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.
Standard
microcircuit drawing
PIN 1/
Vendor
CAGE
number
Vendor
similar
PIN 2/
5962-0923301VPA
01295
UC19432-SP
1/ The lead finish shown for each PIN representing
a hermetic package is the most readily available
from the manufacturer listed for that part. If the
desired lead finish is not listed contact the vendor
to determine its availability.
2/ Caution. Do not use this number for item
acquisition. Items acquired to this number may not
satisfy the performance requirements of this drawing.
Vendor CAGE
number
01295
Vendor name
and address
Texas Instruments, Inc.
Semiconductor Group
8505 Forest Lane
P.O. Box 660199
Dallas, TX 75243
Point of contact: U.S. Highway 75 South
P.O. Box 84, M/S 853
Sherman, TX 75090-9493
The information contained herein is disseminated for convenience only and the
Government assumes no liability whatsoever for any inaccuracies in the
information bulletin.