下载

Cypress Roadmap:
Aerospace Memory
Q2 2016
001- 90076
Rev *H
Owner: HRP
BUM: HRP
Aerospace Memory Roadmap
Aerospace Memory Portfolio
Radiation Hardened | Latch-up Immune | QML-V1 Certified
Fast Async SRAM
ECC2
128Mb-14
44Mb
Non-ECC2
Sync SRAM
Nonvolatile SRAM
QDR®-II+/IV
Parallel I/O
FRAM
Serial I/O
Parallel I/O
16
6Mb-72Mb
CYRS4141x
144Mb; 1.2 V; 667 MHz
x18, x36; Burst 2
CYRS109x
128Mb; 1.8-5.0 V
12 ns; x8, x16, x32
CYRS264x
144Mb; 1.8 V; 450 MHz
x18, x36; Burst 2,4
CYRS108x
64Mb Serial; 1.8-5.0 V
SPI, QSPI, 106MHz
CYRS154x
72Mb; 1.8 V; 250 MHz
x18, x36; Burst 2,4
CYRS108x
64Mb; 1.8-5.0 V
12 ns; x8, x16, x32
Q416
CYRS14x164
64Mb; 1.8-5.0 V
35 ns; x16, x32
Q217
Q417
CYRS106x
16Mb; 1.8-5.0 V
10 ns; x8, x16, x32
2Mb-4Mb
CYRS104x
4Mb; 3.3
33V
12 ns; x8
Q216
CYRS14x116
16Mb; 1.8-5.0 V
35 ns; x16, x32
Q218
Q217
CYRS104x
4Mb; 1.8-5.0
1 8-5 0 V
12 ns; x8, x16, x32
Q416
CYRS15x102
2Mb; 2.0-3.6 V
40 MHz; SPI
1
2
Qualified Manufacturers List Level V, per military specification MIL-PRF-38535
Error-correcting code
Owner: HRP
BUM: HRP
Aerospace Memory Roadmap
Q416
CYRS15x102
2Mb; 2.0-3.6 V
60 ns; x16
Q417
Production Sampling Development Concept
Status
Availability
001- 90076
Rev *H
Q417
QQYY
QQYY
2
72Mb QDR®-II+ SRAM with RadStop™1
Block Diagram
Payload processing
Reconfigurable computing platforms
Address
Port
x21 x22
x21,x22
Features
QDR-II+
Data Clocks
Address Interface
K
CQ
K
CQ
Write Data Port
x18, x36
Write Data Po
ort
(HSTL)
Max frequency of operation/throughput: 250 MHz/36 Gbps
Burst sizes: 2, 4
Bus-width configurations: x18, x36
Military temperature grade: -55ºC
55 C to +125ºC
125 C
Two independent unidirectional data ports for read and write
enable concurrent transactions
Maximum throughput with double data rate (DDR) data ports
Output impedance matching input (ZQ): Matches the device
outputs to system data bus impedance
Bit interleaving to eliminate multi-bit
Bit-interleaving
multi bit errors
I/O signaling standards: 1.5-1.8 V (HSTL)
Controller available for Xilinx and Microsemi FPGAs
Total ionizing dose: 300 Krad
Heavy-ION SEL2: 120 LET3 MeV-cm sq/mg
Heavy-ION SEU4: 1.34E-07
1 34E-07 (Geosynchronous) Error/Bit-day
QML-V5 qualified (DLAM6 part number: 5962F11201/02VXA)
Read Data Po
ort
(HSTL)
Applications
SRAM Array
ZQ
Output Impedance Matching
Control
Logic
7
Echo Clocks
QVLD
Data Valid
Read Data Port
x18, x36
Boundary
Scan
Control
Collateral
Availability
Cypress Datasheets : 72-Mbit SRAMs w/ RadStop™
DLAM D
Datasheets:
t h t
72 Mbit SRAM
72-Mbit
SRAMs w// RadStop™
R dSt ™
Request FPGA controller IP via email: [email protected]
Non space qualified prototypes (CYPT154x):
Non-space-qualified
QML-V5 space-qualified devices (CYRS154x):
JTAG Interface
Now
Now
4 Single-event upset
proprietary design and process technology that increases radiation-resistance
5 Qualified Manufacturers List Level V, per military specification MIL-PRF-38535
Single-event latch-up
6 Defense Logistics Agency Land and Maritime, Columbus, OH
3 Linear energy transfer
001- 90076
Owner: HRP
Aerospace Memory Roadmap
Rev *H
BUM: HRP
1 Cypress’s
2
3
4Mb Fast SRAM with RadStop™1
Applications
Block Diagram
Payload processing
Sensors and switches
Features
Access time: 10 ns (85ºC), 12 ns (125ºC)
Bus-width configuration: x8
Operating voltage: 3.3 V
Military temperature grade: -55ºC to +125ºC
Bit-interleaving to eliminate multi-bit errors
Package: 36-pin ceramic flat pack (CFP)
Total ionizing dose: 300 Krad
Heavy-ION SEL2: 120 LET3 MeV-cm sq/mg
Heavy-ION SEU4: 5.0E-08 (Geosynchronous) Error/Bit-day
QML-V5 qualified (DLAM6 part number: 5962F11235VXA)
Fast SRAM
Address Port
x18
Address
Decoder
SRAM
Array
Sense
Amps
I/O
MUX
Data Port
x8
Control Logic
CE
OE
WE
Collateral
Availability
Cypress Datasheet: 4
4-Mbit
Mbit SRAM w/ RadStop
RadStop™
DLAM Datasheet:
4-Mbit SRAM w/ RadStop™
Non space qualified prototypes (CYPT1049):
Non-space-qualified
QML-V5 space-qualified devices (CYRS1049):
Now
Now
4 Single-event upset
Cypress design and process technology that increases radiation-resistance
5 Qualified Manufacturers List Level V, per military specification MIL-PRF-38535
Single-event latch-up
6 Defense Logistics Agency Land and Maritime, Columbus, OH
3 Linear energy transfer
001- 90076
Owner: HRP
Aerospace Memory Roadmap
Rev *H
BUM: HRP
1 Proprietary
2
4