Registered hex PECL/TTL Translator

MC10H607, MC100H607
Registered Hex PECL to
TTL Translator
Description
The MC10H/100H607 is a 6−bit, registered PECL to TTL
translator. The device features differential PECL inputs for both data
and clock. The TTL outputs feature 48 mA sink, 24 mA source drive
capability for driving high fanout loads or transmission lines. The
asynchronous master reset control is an ECL level input.
With its differential PECL inputs and TTL outputs the H607 device
is ideally suited for the receive function of a HPPI bus type
board−to−board interface application. The on chip registers simplify
the task of synchronizing the data between the two boards.
The device is available in either ECL standard: the 10H device is
compatible with MECL 10H™ logic levels, with a VCC of +5.0 V,
while the 100H device is compatible with 100K logic levels, with a
VCC of +5.0 V.
http://onsemi.com
PLCC−28
FN SUFFIX
CASE 776
Features
•
•
•
•
•
Differential ECL Data and Clock Inputs
48 mA Sink, 24 mA Source TTL Outputs
Single Power Supply
Multiple Power and Ground Pins to Minimize Noise
Pb−Free Packages are Available*
MARKING DIAGRAM*
1
MCxxxH607G
AWLYYWW
xxx
A
WL
YY
WW
G
= 10 or 100
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2006
November, 2006 − Rev. 6
1
Publication Order Number:
MC10H607/D
MC10H607, MC100H607
Q3
VCCT
Q4
TGND
Q5
VCCT
MR
25
24
23
22
21
20
19
Table 1. PIN NAMES
Q2
26
18
D5
Q1
27
17
D5
Q0
28
16
D4
TGND
1
15
D4
CLK
2
14
VCCE
CLK
3
13
D3
VBB
4
12
D3
5
6
D0
D0
7
8
EGND D1
9
10
11
D1
D2
D2
Pin
True PECL Data Inputs
Inverted PECL Data Inputs
Differential PECL Clock Input
PECL Master Reset Input
TTL Outputs
VCCE
VCCT
TGND
EGND
PECL VCC
TTL VCC
TTL Ground
PECL Ground
Table 2. TRUTH TABLE
Figure 1. Pinout: PLCC−28
(Top View)
Dn
MR
TCLK/CLK
Qn + 1
L
H
X
Open Input
L
L
H
X
Z
Z
X
X
L
H
L
L
Z = LOW to HIGH Transition
1 OF 6 BITS
Dn
Dn
D
Q
Qn
CLK
R
CLK
CLK
MR
VBB
Function
D0 − D5
D0 − D5
CLK, CLK
MR
Q0 − Q5
Figure 2. Logic Diagram
http://onsemi.com
2
MC10H607, MC100H607
Table 3. 10H PECL DC CHARACTERISTICS (VCCT = VCCE = 5.0 V ± 5%)
TA = 0°C
Symbol
Characteristic
Condition
Min
Max
TA = 25°C
TA = 85°C
Min
Min
Max
Max
Unit
IINH
Input HIGH Current
255
175
175
mA
IINL
Input LOW Current
0.5
0.5
0.5
mA
VIH
Input HIGH Voltage
VCCT = 5.0 V
3830
4160
3870
4190
3930
4280
mV
VIL
Input LOW Voltage
VCCT = 5.0 V
3050
3520
3050
3520
3050
3555
mV
VBB
Output Bias Voltage
VCCT = 5.0 V
3600
3710
3630
3730
3670
3790
mV
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. PECL VIL, VIH, VOL, VOH, VBB are given for VCCT = VCCE = 5.0 V and will vary 1:1 with power supply.
Table 4. 100H PECL DC CHARACTERISTICS (VCCT = VCCE = 5.0 V ± 5%)
TA = 0°C
Symbol
Characteristic
Condition
Min
Max
TA = 25°C
TA = 85°C
Min
Min
255
Max
175
Max
Unit
175
mA
IIH
Input HIGH Current
IIL
Input LOW Current
0.5
mA
VIH
Input HIGH Voltage
VCCT = 5.0 V
3835
4120
3835
4120
3835
4120
mV
VIL
Input LOW Voltage
VCCT = 5.0 V
3190
3525
3190
3525
3190
3525
mV
VBB
Output Bias Voltage
VCCT = 5.0 V
3600
3720
3600
3720
3600
3720
mV
0.5
0.5
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
2. PECL VIL, VIH, VOL, VOH, VBB are given for VCCT = VCCE = 5.0 V and will vary 1:1 with power supply.
Table 5. 10H/100H TTL DC CHARACTERISTICS (VCCT = VCCE = 5.0 V ± 5%)
TA = 0°C
Condition
Min
VOH
Output HIGH Voltage
IOH = −15 mA
IOH = −24 mA
2.5
2.0
VOL
Output LOW Voltage
IOL = 48 mA
Symbol
Characteristic
Max
TA = 25°C
TA = 85°C
Min
Min
Max
2.5
2.0
0.55
Max
2.5
2.0
0.55
Unit
V
0.55
V
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
3. DC levels such as VOH, VOL, etc., are standard for PECL and FAST devices, with the exceptions of: IOL = 48 mA at 0.5 VOL;
and IOH = −24 mA at 2.0 VOH.
http://onsemi.com
3
MC10H607, MC100H607
Table 6. DC CHARACTERISTICS (VCCT = VCCE = 5.0V ± 5%)
TA = 0°C
Symbol
Min
Characteristic
TA = + 25°C
Typ
Max
Min
TA = + 85°C
Typ
Max
Min
Typ
Max
Unit
IEE
ECL Power Supply Current
10H
100H
70
65
85
80
70
70
85
85
70
75
85
95
mA
ICCL
TTL Supply Current
100
120
100
120
100
120
mA
ICCH
TTL Supply Current
100
120
100
120
100
120
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
Table 7. AC CHARACTERISTICS (VCCT = VCCE = 5.0 V ± 5%)
TA = 0°C
TA = + 25°C
TA = + 85°C
Characteristic
Condition
Min
Max
Min
Max
Min
Max
Unit
tPLH
tPHH
Propagation Delay to Output CLK to Q
CL = 50 pF
5.5
4.6
7.7
7.7
6.0
4.9
8.2
8.3
6.7
5.9
10.0
10.0
ns
tPHL
Propagation Delay to Output MR to Q
CL = 50 pF
4.4
7.5
4.7
8.1
5.8
10.5
ns
tPW
Minimum Pulse Width
tr
Rise Time
1.0 V to 2.0 V
0.5
2.0
0.5
2.0
0.5
2.0
ns
tf
Fall Time
1.0 V to 2.0 V
0.5
2.0
0.5
2.0
0.5
2.0
ns
tS
Setup Time
1.5
1.5
1.5
ns
tH
Hold Time
1.5
1.5
1.5
ns
VPP
Minimum Input Swing
200
200
200
mV
Symbol
CLK, MR
1.0
1.0
1.0
ns
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
4. Numbers are for both ++ and − − delay MR to Q.
ORDERING INFORMATION
Package
Shipping †
MC10H607FN
PLCC−28
37 Units / Rail
MC10H607FNG
PLCC−28
(Pb−Free)
37 Units / Rail
MC100H607FN
PLCC−28
37 Units / Rail
MC100H607FNG
PLCC−28
(Pb−Free)
37 Units / Rail
MC100H607FNR2
PLCC−28
500 / Tape & Reel
MC100H607FNR2G
PLCC−28
(Pb−Free)
500 / Tape & Reel
Device
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
4
MC10H607, MC100H607
Resource Reference of Application Notes
AN1405/D
− ECL Clock Distribution Techniques
AN1406/D
− Designing with PECL (ECL at +5.0 V)
AN1503/D
− ECLinPSt I/O SPiCE Modeling Kit
AN1504/D
− Metastability and the ECLinPS Family
AN1568/D
− Interfacing Between LVDS and ECL
AN1672/D
− The ECL Translator Guide
AND8001/D
− Odd Number Counters Design
AND8002/D
− Marking and Date Codes
AND8020/D
− Termination of ECL Logic Devices
AND8066/D
− Interfacing with ECLinPS
AND8090/D
− AC Characteristics of ECL Devices
http://onsemi.com
5
MC10H607, MC100H607
PACKAGE DIMENSIONS
PLCC−28
FN SUFFIX
PLASTIC PLCC PACKAGE
CASE 776−02
ISSUE E
−N−
0.007 (0.180)
B
Y BRK
T L−M
M
0.007 (0.180)
U
M
N
S
T L−M
S
S
N
S
D
Z
−M−
−L−
W
28
D
X
V
1
A
0.007 (0.180)
R
0.007 (0.180)
C
M
M
T L−M
T L−M
S
S
N
S
N
S
0.007 (0.180)
H
N
S
S
G
J
0.004 (0.100)
−T− SEATING
T L−M
S
N
T L−M
S
N
S
K
PLANE
F
VIEW S
G1
M
K1
E
S
T L−M
S
VIEW D−D
Z
0.010 (0.250)
0.010 (0.250)
G1
VIEW S
S
NOTES:
1. DATUMS −L−, −M−, AND −N− DETERMINED
WHERE TOP OF LEAD SHOULDER EXITS
PLASTIC BODY AT MOLD PARTING LINE.
2. DIMENSION G1, TRUE POSITION TO BE
MEASURED AT DATUM −T−, SEATING PLANE.
3. DIMENSIONS R AND U DO NOT INCLUDE
MOLD FLASH. ALLOWABLE MOLD FLASH IS
0.010 (0.250) PER SIDE.
4. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
5. CONTROLLING DIMENSION: INCH.
6. THE PACKAGE TOP MAY BE SMALLER THAN
THE PACKAGE BOTTOM BY UP TO 0.012
(0.300). DIMENSIONS R AND U ARE
DETERMINED AT THE OUTERMOST
EXTREMES OF THE PLASTIC BODY
EXCLUSIVE OF MOLD FLASH, TIE BAR
BURRS, GATE BURRS AND INTERLEAD
FLASH, BUT INCLUDING ANY MISMATCH
BETWEEN THE TOP AND BOTTOM OF THE
PLASTIC BODY.
7. DIMENSION H DOES NOT INCLUDE DAMBAR
PROTRUSION OR INTRUSION. THE DAMBAR
PROTRUSION(S) SHALL NOT CAUSE THE H
DIMENSION TO BE GREATER THAN 0.037
(0.940). THE DAMBAR INTRUSION(S) SHALL
NOT CAUSE THE H DIMENSION TO BE
SMALLER THAN 0.025 (0.635).
DIM
A
B
C
E
F
G
H
J
K
R
U
V
W
X
Y
Z
G1
K1
INCHES
MIN
MAX
0.485
0.495
0.485
0.495
0.165
0.180
0.090
0.110
0.013
0.019
0.050 BSC
0.026
0.032
0.020
−−−
0.025
−−−
0.450
0.456
0.450
0.456
0.042
0.048
0.042
0.048
0.042
0.056
−−− 0.020
2_
10_
0.410
0.430
0.040
−−−
http://onsemi.com
6
MILLIMETERS
MIN
MAX
12.32
12.57
12.32
12.57
4.20
4.57
2.29
2.79
0.33
0.48
1.27 BSC
0.66
0.81
0.51
−−−
0.64
−−−
11.43
11.58
11.43
11.58
1.07
1.21
1.07
1.21
1.07
1.42
−−−
0.50
2_
10_
10.42
10.92
1.02
−−−
0.007 (0.180)
M
T L−M
S
N
S
MC10H607, MC100H607
ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).
MECL 10 H is a trademark of Motorola, Inc.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
7
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
MC10H607/D