ATA5021 - Complete

ATA5021
Digital Window Watchdog Timer
DATASHEET
Features
● Low current consumption: IVDD < 25µA
● RC oscillator
● Internal reset during power-up and supply voltage drops (POR)
● “Short” trigger window for active mode
● “Long” trigger window for sleep mode
● Cyclical wake-up of the microcontroller in sleep mode
● Trigger input
● Single wake-up input
● Reset output
● Enable output
9145I-AUTO-10/14
1.
Description
The digital window watchdog timer, Atmel® ATA5021, is designed in Atmel’s state-of-the-art 0.8µm SOI technology
SMART-I.S.™1. In applications where safety is critical, it is especially important to monitor the microcontroller. Normal
microcontroller operation is indicated by a cyclically transmitted trigger signal, which is received by a window watchdog timer
within a defined time window.
A missing or a wrong trigger signal causes the watchdog timer to reset the microcontroller. The IC is tailored for
microcontrollers, which can work in both full-power and sleep mode. With an additional voltage monitoring (power-on reset
and supply voltage drop reset), the Atmel ATA5021 offers a complete monitoring solution for micro-systems in automotive
and industrial applications.
Figure 1-1. Block Diagram with External Circuit
C
VDD
10nF
R1
R2
VDD
6
OSC 8
C1
RC
oscillator
OSC
Reset 5
Microcontroller
State machine
OSC
Trigger 2
Mode 3
Wake-up
4
Input signal
conditioning
POR
Power-on
reset
1
7
GND
2
ATA5021 [DATASHEET]
9145I–AUTO–10/14
POR
Test logic
External
switching
Enable circuitry
2.
Pin Configuration
Figure 2-1. Pinning SO8
Table 2-1.
WUP
1
8
OSC
TRIG
2
7
GND
MODE
3
6
VDD
ENA
4
5
RESET
Pin Description
Pin
Symbol
Function
1
WUP
Wake-up input (pull-down resistor)
There is one digitally debounced wake-up input. During the long watchdog window, each
signal slope at the input initiates a reset pulse at pin 5.
2
TRG
Trigger input (pull-up resistor)
It is connected to the microprocessor’s trigger signal.
3
MODE
4
ENA
5
RESET
Mode input (pull-up resistor)
The processor’s mode signal initiates the switchover between the long and the short
watchdog time.
Enable output (push-pull)
It is used for the control of peripheral components. It is activated after the processor triggers
three times correctly.
Reset output (open drain)
Resets the processor in the case of under-voltage condition, a wrong trigger event or if a
wake-up event occurs during long watchdog period.
6
VDD
Supply voltage
7
GND
Ground, reference voltage
8
OSC
RC oscillator
ATA5021 [DATASHEET]
9145I–AUTO–10/14
3
3.
Functional Description
3.1
Supply Voltage, Pin 6
The Atmel® ATA5021 requires a stabilized supply voltage VDD = 5V ±10% to comply with its electrical characteristics. An
external buffer capacitor of C = 10nF may be connected between pin 6 and GND.
3.2
RC Oscillator, Pin 8
The clock frequency, f, can be adjusted by the components R1 and C1 according to the formula:
1
f = --- with
T
T = 0.18 × (C1 + Cboard + 0.016) + 0.35 + [1.59 – (C1 + Cboard + 0.016)/85] × R1 ×
(C1 + Cboard + 0.016)
R1 (kΩ) = external resistor at pin 8
C1 (nF) = external capacitor at pin 8
Cboard = 0.004nF; this is the typical parasitic board capacity.
Table 3-1.
4
Comparison Table Clock Period Calculation versus Measurement on Test Board
R1 (kΩ)
C1 (nF)
Period “T” (µs) by
New Formula
Period “T” (µs) by
Measurement
Deviation of New Formula
versus Measurement
10.00
0.23
4.36
4.33
–0.9%
10.00
0.47
8.20
8.30
1.2%
10.00
1.04
17.26
17.10
–0.9%
10.00
4.75
74.40
74.50
0.1%
10.00
10.49
156.30
152.00
–2.8%
32.91
0.23
13.45
13.25
–1.5%
32.91
0.47
25.99
26.13
0.5%
32.91
1.04
55.57
55.00
–1.0%
32.91
4.75
242.10
241.50
–0.2%
32.91
10.49
509.25
505.00
–0.8%
46.70
0.23
18.92
18.50
–2.2%
46.70
0.47
36.69
36.63
–0.2%
46.70
1.04
78.63
78.25
–0.5%
46.70
4.75
343.03
341.25
–0.5%
46.70
10.49
721.70
700.00
–3.0%
68.00
0.23
27.38
26.75
–2.3%
68.00
0.47
53.22
53.25
0.0%
68.00
1.04
114.25
112.50
–1.5%
68.00
4.75
498.94
497.50
–0.3%
68.00
10.49
1049.85
1020.00
–2.8%
81.20
0.23
32.61
31.88
–2.3%
81.20
0.47
63.47
63.75
0.4%
81.20
1.04
136.32
135.00
–1.0%
81.20
4.75
595.56
592.50
–0.5%
81.20
10.49
1253.21
1240.00
–1.1%
ATA5021 [DATASHEET]
9145I–AUTO–10/14
Table 3-1.
Comparison Table Clock Period Calculation versus Measurement on Test Board (Continued)
R1 (kΩ)
C1 (nF)
Period “T” (µs) by
New Formula
Period “T” (µs) by
Measurement
Deviation of New Formula
versus Measurement
100.00
0.23
40.07
38.88
–3.0%
100.00
0.47
78.07
78.00
–0.1%
100.00
1.04
167.76
164.00
–2.2%
100.00
4.75
733.17
730.00
–0.4%
100.00
10.49
1542.84
1530.00
–0.8%
119.50
0.23
47.81
46.38
–3.0%
119.50
0.47
93.20
93.00
–0.2%
119.50
1.04
200.37
200.25
–0.1%
119.50
4.75
875.90
870.00
–0.7%%
119.50
10.49
1843.26
1835.00
–0.4%%
The clock frequency determines all time periods of the logical part as shown in Section 7. “Electrical Characteristics” on page
9 under the subheading “Timing”.
3.3
Supply Voltage Monitoring, Pin 5
During ramp-up of the supply voltage and in the case of supply-voltage drops, the integrated power-on reset (POR) circuitry
sets the internal logic to a defined basic status and generates a reset pulse at the reset output, pin 5. A hysteresis in the
POR threshold prevents the circuit from oscillating. During ramp-up of the supply voltage, the reset output stays active for a
specified period of time (t0) in order to bring the microcontroller into its defined reset status (see Figure 3-1 on page 5).
3.4
Switch-over Mode Time, Pin 3
The switch-over mode time enables the synchronous operation of microcontroller and watchdog. When the power-on reset
time has elapsed, the watchdog has to be switched to monitoring mode by the microcontroller by a “low” signal transmitted to
the mode pin (pin 3) within the time-out period, t1. If the low signal does not occur within t1 (see Figure 3-1 on page 5), the
watchdog generates a reset pulse, t6, and t1 starts again. Microcontroller and watchdog are synchronized with the switchover mode time, t1, each time a reset pulse is generated.
Figure 3-1. Power-on Reset and Switch-over Mode
VDD
Pin 6
t0
Reset out
Mode
t6
t1
Pin 5
Pin 3
ATA5021 [DATASHEET]
9145I–AUTO–10/14
5
3.5
Microcontroller in Active Mode
3.5.1
Monitoring with the “Short” Trigger Window
After the switch-over mode, the watchdog operates in short watchdog mode and expects a trigger pulse from the
microcontroller within the defined time window, t3, (enable time). The watchdog generates a reset pulse which resets the
microcontroller if:
● the trigger pulse duration is too long
●
●
the trigger pulse is within the disable time, t2
there is no trigger pulse
Figure 3-2 shows the pulse diagram with a missing trigger pulse.
Figure 3-2. Pulse Diagram with no Trigger Pulse during the Short Watchdog Time
VDD
Pin 6
t0
t1
Reset out
Pin 5
t2
t3
Mode
Pin 3
Trigger
Pin 2
Figure 3-3 shows a correct trigger sequence. The positive edge of the trigger signal starts a new monitoring cycle with the
disable time, t2. To ensure correct operation of the microcontroller, the watchdog needs to be triggered three times correctly
before it sets its enable output. This feature is used to activate or deactivate safety-critical components, which have to be
switched to a certain condition (emergency status) in the case of a microcontroller malfunction. As soon as there is an
incorrect trigger sequence, the enable signal is reset and it takes a sequence of three correct triggers before enable is active.
For proper operation, the trigger pulse duration must be longer than the input signal debounce time (see item 4.2 in Section
7. “Electrical Characteristics” on page 9) and must not exceed the maximum duration of 45 clock cycles (see item 4.4 in
Section 7. “Electrical Characteristics” on page 9).
Figure 3-3. Pulse Diagram of a Correct Trigger Sequence during the Short Watchdog Time
VDD
Pin 6
t0
t1
Reset out
Pin 5
t3
t2
t2
Mode
Pin 3
Trigger
Pin 2
ttrig
Enable
6
ATA5021 [DATASHEET]
9145I–AUTO–10/14
Pin 4
3.6
Microcontroller in Sleep Mode
3.6.1
Monitoring with the “Long” Trigger Window
The long watchdog mode allows cyclical wake-up of the microcontroller during sleep mode. As in short watchdog mode,
there is a disable time, t4, and an enable time, t5, in which a trigger signal is accepted. The watchdog can be switched from
the short trigger window to the long trigger window with a “high” potential at the mode pin (pin 3). In contrast to the short
watchdog mode, the time periods are now much longer and the enable output remains inactive so that other components
can be switched off to effect a further decrease in current consumption. As soon as a wake-up signal at the wake-up input
(pins 1) is detected, the long watchdog mode ends, a reset pulse wakes-up the sleeping microcontroller and the normal
monitoring cycle starts with the mode switch-over time.
Figure 3-4 shows the switch-over from the short to the long watchdog mode. The wake-up signal during the enable time, t5,
activates a reset pulse, t6.
The watchdog can be switched back from the long to the short watchdog mode with a low potential at the mode pin (pin 3).
Figure 3-4. Pulse Diagram of the Long Watchdog Time
t6
t1
Reset out
Pin 5
Wake-up
Pin 1
t4
Mode
t5
Pin 3
t2
3.7
Trigger
Pin 2
Enable
Pin 4
Reset-Out, Pin 5
The Reset-out pin functionality is guaranteed for supply voltage down to 1V. In case of a voltage drop, the microcontroller
gets a reset up to that value.
ATA5021 [DATASHEET]
9145I–AUTO–10/14
7
4.
State Diagram
The kernel of the watchdog is a finite state machine. Figure 4-1 shows the state diagram with all possible states and
transmissions. Many transmissions are controlled by an internal timer. The numbers for the time-outs are the same as on the
pulse diagrams.
Figure 4-1. State Diagram of the Finite State Machine
Reset
State
time-out t0
mode_d = 1
mode_d = 0
Mode
Switch
State
Short
Window
Disable
State
Long
Window
Disable
State
mode_d = 0
mode_d = 1
time-out t2
time-out t1
time-out t4
trg_ok
trg_d = 0
time-out t6
time-out t3
OR trg_err
trg_ok
mode_d = 0
Long
Window
Enable
State
Short
Window
Enable
State
Reset
Out
State
time-out t5
OR trg_err
OR wedge
trg_d = 0
OR wedge
Notes:
1. mode_d and trg_d are the debounced signals of the MODE and TRG pins
2. wedge is the detection of a signal edge on the wake-up pin after the deboucing time
3. trg_ok is valid for once cycle after the rising edge on trg_d
4. trg_err is valid if the low period of trg_d is too long
8
ATA5021 [DATASHEET]
9145I–AUTO–10/14
5.
Absolute Maximum Ratings
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Parameters
Pin
Symbol
Min.
Max.
Unit
VVDD,max
–0.4
+6.5
V
Voltage range on pins
VIO,max
–0.4
VVDD + 0.4
V
Output current
IOUT,max
–2
+2
mA
VESD,HBM
±2
Ambient temperature range
Tamb
–40
+125
°C
Storage temperature range
Tsto
–55
+150
°C
Voltage range on pin VDD
HBM ESD
ANSI/ESD-STM5.1
JESD22-A114
AEC-Q100 (002)
6.
kV
Thermal Resistance
Parameters
Thermal case resistance junction ambient
7.
Symbol
Value
Unit
RthJA
180
K/W
Electrical Characteristics
VVDD = 5V, Tamb = –40°C to +125°C, reference point is pin 7, unless otherwise specified.
No.
Parameters
Test Conditions
Pin
Symbol
VVDD = 5V
R1 = 66kΩ
C1 = 470pF
6
IVDD
Release reset state with
rising supply voltage
6
VPOR1
Get reset state with
falling supply voltage
6
Min.
Typ.
Max.
Unit
Type*
25
µA
A
3.9
4.5
V
A
VPOR2
3.8
4.4
V
A
6
VPOR,hys
40
200
mV
A
5
VRST
0.1
VVDD
A
Power Supply
1.1
Current Consumption
1.2
Power-on-reset
1.3
1.4
1.5
POR hysteresis
Reset Level for low VDD
VVDD = 1V to VPOR1
IRTO = 300µA
Inputs
2.1
Logical “high”
VVDD = 5V
1, 2, 3
VIH
2.2
Logical “low”
VVDD = 5V
1, 2, 3
VIL
3.4
2.3
Hysteresis
VVDD = 5V
1, 2, 3
VIN_hys
0.6
2.4
Pull-down current
VIN = 5V
VVDD = 5V
1
IPD
5
1
V
A
1.6
V
A
1.4
V
A
20
µA
A
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes:
1.
Frequency deviation also depends on the tolerances of the external components
2.
Cycle = Period of clock frequency (see Section 3.2 on page 4)
ATA5021 [DATASHEET]
9145I–AUTO–10/14
9
7.
Electrical Characteristics (Continued)
VVDD = 5V, Tamb = –40°C to +125°C, reference point is pin 7, unless otherwise specified.
No.
Parameters
Test Conditions
Pin
Symbol
Min.
2.5
Pull-up current
VIN = 0V
VVDD = 5V
2, 3
IPU
4, 5
IOUT
4, 5
VOL
Typ.
Max.
Unit
Type*
–20
–5
µA
A
–2
+2
mA
C
0.2
V
A
V
A
Outputs
3.1
Maximum output
current
3.2
Logical output “low”
IOUT = 1mA
VVDD –
0.2
3.3
Logical output “high”
IOUT = –1mA
4
VOH
3.4
Leakage current
VOUT = 5V
5
Ileak
2
µA
A
Frequency deviation(1)
R1 = 66kΩ
C1 = 470pF
VVDD = 4.5V to 5V(2)
8
fdev
5
%
C
2,3
tdeb1
3
4
Cycle
D
1
tdeb2
96
128
Cycle
D
3
ttrgmax
45
Cycle
D
Timing
4.1
4.2
4.3
Debounce time
4.4
Maximum trigger pulse
length
4.5
Power-up reset time
t0
201
Cycle
D
4.6
Switch-over mode time
t1
1112
Cycle
D
4.7
Disable time
Short watchdog window
t2
130
Cycle
D
4.8
Enable time
Short watchdog window
t3
124
Cycle
D
4.9
Disable time
Long watchdog window
t4
71970
Cycle
D
4.10
Enable time
Long watchdog window
t5
30002
Cycle
D
4.11
Reset-out time
t6
40
Cycle
D
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes:
10
1.
Frequency deviation also depends on the tolerances of the external components
2.
Cycle = Period of clock frequency (see Section 3.2 on page 4)
ATA5021 [DATASHEET]
9145I–AUTO–10/14
8.
Ordering Information
Extended Type Number
Package
ATA5021-GAQW
Taped and reeled, Pb-free, big reel
Package Information
E1
L
A
b
A2
C
D
A1
9.
SO8
Remarks
e
8
E
5
technical drawings
according to DIN
specifications
Dimensions in mm
1
4
COMMON DIMENSIONS
Pin 1 identity
(Unit of Measure = mm)
Symbol
MIN
NOM
MAX
A
1.5
1.65
1.8
A1
0.1
0.15
0.25
A2
1.4
1.47
1.55
D
4.8
4.9
5
6.2
E
5.8
6
E1
3.8
3.9
4
L
0.4
0.65
0.9
C
0.15
0.2
0.25
b
0.3
0.4
0.5
e
NOTE
1.27 BSC
05/08/14
TITLE
Package Drawing Contact:
[email protected]
Package: SO8
GPC
DRAWING NO.
REV.
6.543-5185.01-4
1
ATA5021 [DATASHEET]
9145I–AUTO–10/14
11
10.
Revision History
Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this
document.
Revision No.
History
9145I-AUTO-10/14
• Section 8 “Ordering Information” on page 11 updated
9145H-AUTO-08/14
• Put datasheet in the latest template
9145G-AUTO-09/12
• Figure 1-1 “Block Diagram with External Circuit” on page 2 updated
9145E-AUTO-11/11
• Section 3.2 “RC Oscillator, Pin 8” on pages 4 to 5 changed
Column “Deviation of New Formula versus Measurement” in Table 3-1 changed
• Figure 4-1 “State Diagram of the Finite State Machine” on page 9 changed
9145D-AUTO-05/10
• Section 3.2 “RC Oscillator, Pin 8” on pages 4 to 5 changed
9145F-AUTO-01/12
9145C-AUTO-09/09
• Section 3.2 “RC Oscillator, Pin 8” on page 4 changed
• El. Char. Table: rows 3.1, 3.2, 3.3 changed
• Put datasheet in the newest template
9145B-AUTO-05/09
• Section 3.2 “”RC Oscillator, Pin 8” on pages 4 to 6 updated
• Section 3.5 “Microcontroller in Active Mode” on page 7 updated
• Section 7 “Electrical Characteristics” numbers 1.1 and 4.1 on pages 10 to 11 updated
12
ATA5021 [DATASHEET]
9145I–AUTO–10/14
XXXXXX
Atmel Corporation
1600 Technology Drive, San Jose, CA 95110 USA
T: (+1)(408) 441.0311
F: (+1)(408) 436.4200
|
www.atmel.com
© 2014 Atmel Corporation. / Rev.: Rev.: 9145I–AUTO–10/14
Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, SMART-I.S.™, and others are registered trademarks or trademarks of Atmel
Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.
DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right
is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE
ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS
INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT
SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES
FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this
document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information
contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended,
authorized, or warranted for use as components in applications intended to support or sustain life.
SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where
the failure of such products would reasonably be expected to result in significant personal injury or death (“Safety-Critical Applications”) without an Atmel officer's specific written
consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems.
Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are
not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.