View detail for Integrated Development System

Contents
Atmel FPGA Integrated Development System (IDS) contains the following items:
• IDS Installation Guide
• CD-ROM containing all necessary software and online documents
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Support for Industry-standard PC and Workstation Tools
Schematic, PLD, Verilog® and VHDL Design Entry Supported
Macro Libraries for AT40K/AT40KAL and AT6000 FPGA Families
Automatic Macro Generators for AT40K and AT6000
HDL Planner for VHDL and Verilog Entry
Hierarchy Browser
User Library Management
Technology Mapping
Multi-chip Partitioning
Floor Planning Capability
Graphical Constraint Entry
Incremental Design Change
Timing Driven Design with Advanced Static Timing Analysis
Automatic Place and Route
Interactive Layout Editing
Power Calculation
Full Back-annotation for Functional and Post-layout Simulation
Online Tutorials for New and Advanced Users
Applications Support
FPGA Applications Hotline - (408) 436-4119 or [email protected]
FAQ and Application Notes at http://www.atmel.com/atmel/products/prod3.htm
Maintenance
Software Support for One Month is Included
Atmel FPGA
Integrated
Development
System (IDS)
Description
Atmel’s Integrated Development System (IDS) lets designers create fast, predictable
designs with AT40K/AT40KAL and AT6000 Series FPGAs.
Available for use with Windows® 98/2000, Windows NT® and Sun Solaris™/SunOS
UNIX Workstation-based computers, IDS combines industry-standard software for
design entry, synthesis and simulation with Atmel’s proprietary software
for component generation, automatic and interactive placement and routing, timing
analysis and bitstream generation.
The IDS Desktop is shown in Figure 1. The Design Flow Bar provides push-button
access to all the steps in the design flow. This includes opening schematic entry and
synthesis tools and generating files for simulations automatically.
Figure 2 shows the HDL Planner tool which is used for VHDL and Verilog Design
Entry. Figure 3 shows the Macro Generator used to generate standard components
with optimal layout and performance.
Rev. 1421D–06/01
Figure 1. Integrated Development System
Transcript
Window
2
Status
Bar
Interactive
Layout Editor
FPGA IDS
Design
Flow Bar
Parts/Pinouts
Editor
Hierarchy
Browser
FPGA IDS
Figure 2. HDL Planner Tool
Macro Generator
Categories
Macro
Components
VHDL/Verilog
Editor
3
Figure 3. Macro Generator
Batch
Capability
4
Macro Generator
Categories
Component
Options
FPGA IDS
Macro Generator
Components
Batch Size
Indicator
FPGA IDS
Ordering IDS and CAE Tools
System Requirements
When IDS is shipped, the CD contains library support and
interfaces to all the listed CAE tools, see on page 6.
A month evaluation copy of Exemplar LeonardoSpectrum
Synthesis tool is shipped on the CD.
®
For other CAE tools listed, the libraries and interface are
supplied on the IDS CD. For the vendor software and
licensing you should go directly to the third-party vendor.
Atmel does not supply these systems. Many of the listed
tools have evaluation copies available on their web sites.
Simulation Libraries
A month evaluation copy of ModelSim ® Simulator is
shipped on the CD.
PC-based Systems
For a single-user system, IDS requires a personal computer with a 80486 or greater micro-processor equipped as
follows; or better.
• 3.5-inch 1.44 MB capacity high-density disk drive
(recommended)
• CD-ROM drive
• 200 MB minimum hard drive (both IDS and Viewlogic)
• 48 MB extended memory minimum (64 MB
recommended for larger designs using Timing and
Mapping)
• Serial interface port
There are many other simulators available on the worldwide web. The IDS CD does include fully verified Verilog
and VHDL VITAL® libraries. These can be compiled and
used with any other simulation tool that is Verilog or VHDL
compliant. IDS will export a Functional Netlist for pre-layout
simulation and a Post-layout Netlist and SDF files for Postlayout Simulation.
• Parallel interface port
The only difference with “Unsupported” tools is that there
are not tutorials for these tools, and they are not fully integrated to IDS.
• A permanent swap space of 64 MB: refer to the Windows
documentation for details on its setup
Annual Maintenance Agreements
Sun-based Systems
Annual maintenance agreements are available for each
Package Option in the Integrated Development System
(IDS). The first year of maintenance is included in the purchase price – renewal is optional. Maintenance
agreements give the users direct access to Atmel’s experienced technical support staff and cover software upgrades
that keep engineers on the leading edge of Atmel’s design
tools.
• 200 MB (minimum) hard drive 50 MB hard disk space
allocated as swap space
• MS-DOS, release 5.0
• Microsoft Windows 95/98/2000, NT 3.51, or NT 4.0 or
higher
• VGA graphics card and display monitor
• Windows compatible mouse
• Sufficient disk space for file archival and management
For a single-user system, IDS requires a Sun Sparcstation®
workstation equipped as follows:
• CD-ROM drive (local or network)
• 64 MB RAM
• SUNOS 4.1.2/Solaris 2.4 or higher
• X11R4/Motif 1.1.4, X11R5/Motif 1.2, or
OpenWindows 3.x
5
CAE Tools Supported by IDS
Vendor
Tool
eProduct Designer®
Version
ViewDraw™
Digital Fusion
1.1+
™
ViewDraw™
Viewlogic®
Powerview™
ViewSim™
ViewSynthesis
™
®
Model Technology™
x
1.1+
Simulation
PC
x
x
5.3.1 - 6.0+
Schematic
Sun
x
x
5.3.1 - 6.0+
Simulation
Sun
x
x
5.3.1 - 6.0+
Synthesis
Sun
x
x
See Viewlogic
Table for
Ordering
See Viewlogic
Table for
Ordering
ATDS2100PC
ATDM2100PC
ATDS2100PC
ATDM2100PC
Schematic
PC
x
x
PC
x
x
9.1+
Synthesis
PC
x
x
5.1.2+
Synthesis
PC/Sun
x
4.7b+
Simulation
PC
x
x
ATDS2100PC
ATDM2100PC
5.1+
Simulation
Sun
x
x
ATDS2100SN
ATDM2100SN
3+
Synthesis
PC
x
x
ATDS2100PC
ATDM2100PC
4.1+
Synthesis
PC/Sun
x
x
ATDS2100SN
ATDM2100SN
Leonardo Extreme
4.1+
Synthesis
PC/Sun
x
x
FPGA Express ™
2.1+
Synthesis
PC
x
x
ATDS2100PC
ATDM2100PC
™
3.2+
Synthesis
Sun
x
x
3.2+
Synthesis
Sun
x
x
ATDS2100SN
ATDM2100SN
3.2+
Simulation
Sun
x
x
®
™
Synplify
ModelSim
™
ModelSim™
™
Galileo Extreme
™
FPGA Compiler
Synopsys®
x
Maintenance
Ordering Code
Simulation
LeonardoSpectrum
Exemplar
PC
Software
Ordering Code
9.1+
™
™
AT6000
9.1+
Express /Capture
Synplicity
AT40K
AT40KAL
Express®/Capture®
®
®
Schematic
Platform
®
Express /Capture
Orcad®
Type
Design Compiler
™
VSS VHDL
Simulator™
AT6000 Only
Vendor
Mentor
Idea Station
Tool
Version
Type
Design Architect™
8.2 - 8.4
Quicksim™
8.2 - 8.4
Schematic
Sun
x
Simulation
Sun
x
8.2 - 8.4
Sun
x
™
8.2 - 8.4
Sun
x
SG
8.2 - 8.4
Schematic Gen
Sun
x
Concept™
1.6 - p4+
Schematic
Sun
x
2.3.14+
Simulation
Sun
x
ENWrite
™
6
AT6000
™
ENRead
Cadence 9504 or
Higher
Platform
Verilog-XL
SDF Annotator
2.0.5
Sun
x
SDF Interface
5.0.5
Sun
x
FPGA IDS
Software
Ordering Code
Maintenance
Ordering Code
ATDS2100SN
ATDM2100SN
ATDS2100SN
ATDM2100SN
FPGA IDS
.
Design Hardware
ATDH40M
AT40K Series FPGA Prototyping Kit (One Daughterboard included - Specify)
ATDH40D84
Daughter Board Attachment - 84PLCC
ATDH40D100R
Daughter Board Attachment - 100RQFP
ATDH40D100
Daughter Board Attachment - 100VQFP
ATDH40D144
Daughter Board Attachment - 144TQFP
ATDH40D160
Daughter Board Attachment - 160PQFP
ATDH40D208
Daughter Board Attachment - 208PQFP
ATDH40D240
Daughter Board Attachment - 240PQFP
ATDH2000
AT6000 Series FPGA Demonstration Board
ATDH2080
AT6000 Series FPGA Prototyping Kit
ATDH2200E
AT17 Series Configurator Programming Kit (Enhanced)
ATDH2221
20-pin SOIC Adapter for ATDH2200
ATDH2222
20-pin PLCC Adapter for ATDH2200
ATDH2223
8-lead SOIC Adapter for ATDH2200
ATDH2224
44-lead TQFP Adapter for ATDH2200
ATDH2226
32-lead TQFP Adapter for ATDH2200
ATDH2227
44-lead PLCC Adapter for ATDH2200
ATDH2225
Standalone In-System Programming Cable
7
Atmel Headquarters
Atmel Operations
Corporate Headquarters
Atmel Colorado Springs
2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600
Europe
Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL (719) 576-3300
FAX (719) 540-1759
Atmel Rousset
Zone Industrielle
13106 Rousset Cedex
France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001
Atmel Smart Card ICs
Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743
Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex
France
TEL (33) 4-7658-3000
FAX (33) 4-7658-3480
Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581
Atmel FPGA Hotline
Fax-on-Demand
e-mail
1-(408) 436-4119
North America:
1-(800) 292-8635
[email protected]
International:
1-(408) 441-0732
http://www.atmel.com
Atmel FPGA e-mail
[email protected]
Web Site
FAQ
BBS
Accessible on web site
1-(408) 436-4309
© Atmel Corporation 2001.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty
which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors
which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does
not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted
by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical
components in life support devices or systems..
Design Architecht, QuickSim, ENWrite, ENRead, LeaonardoSpectrum and Exemplar are the trademarks
of Mentor Graphics Corporation. Idea Station, Galileo and Leonardo are the registered trademarks of
Mentor Graphics Corporation. Sparcstation is the registered trademark of Sun Microsystems, Inc. Solaris
is the trademark of Sun Microsystems, Inc. ViewDraw is the registered trademark of Viewlogic Systems,
Inc. eProduct Designer, Digital Fusion, ViewSim and ViewSynthesis are the trademarks of Viewlogic Systems, Inc. Orcad, Orcad Express and Orcad Capture are the registered trademarks of Cadence Design
Systems, Inc. FPGA Express, FPGA Compiler, Design Compiler and VSS VHDL Simulator are the trademarks of Synopsys, Inc. Windows and Windows NT are trademarks of Microsoft Corporation. Sinplify is
the registered trademark of Synplicity, Inc. ModelSim is the trademark of Model Technology Corporation.
Verilog is the trademark of Gateway Design Automation Corporation. Vital is the registered trademark of
PureTech Waters of America, Inc.
All other marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.
Other terms and product names may be trademarks of others.
Printed on recycled paper.
1421D–06/01/xM