DEMO MANUAL DC1826A
LTC2389
18-Bit/16-Bit, 2.5Msps Low Noise,
SAR ADCs with Pin-Configurable
Analog Input Range
DESCRIPTION
Demonstration circuit 1826A features the LTC®2389 low
noise, high speed successive approximation register ADC
which operates from a single 5V supply. The following
text refers to the LTC2389-18, but also applies to the
LTC2389-16, the only difference being the number of bits.
The LTC2389-18 supports pin-configurable fully differential
(±4.096V), pseudo-differential unipolar (0V to 4.096V), and
pseudo-differential bipolar (±2.048V) analog input ranges,
allowing it to interface with multiple signal chain formats.
The LTC2389-18 achieves ±2.5LSB INL (maximum), with
no missing codes at 18 bits.
The DC1826A demonstrates the performance of the
LTC2389-18 in conjunction with the DC718 QuikEval™ II
data collection board.
The demonstration circuit 1826A is intended to demonstrate recommended grounding, component placement
and selection, routing and bypassing for this ADC. Several
suggested driver circuits for the analog inputs will be
presented.
Design files for this circuit board are available at
http://www.linear.com/demo
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and PScope
and QuikEval are trademarks of Linear Technology Corporation. All other trademarks are the
property of their respective owners.
BOARD PHOTO
Figure 1. DC1826A Connection Diagram
dc1826afa
1
DEMO MANUAL DC1826A
DC1826A ASSEMBLY OPTIONS
ASSEMBLY VERSION
U1 PART NUMBER
MAX CONVERSION RATE
NUMBER OF BITS
SERIAL MAX CLKIN FREQUENCY
DC1826A-A
LTC2389CMS-18
2.5Msps
18
100MHz
DC1826A-E
LTC2389CMS-16
2.5Msps
16
100MHz
DC718 QUICK START PROCEDURE
Check to ensure that all switches and jumpers are set as
shown in the connection diagram of Figure 1. The default
connections configure the ADC to use the onboard reference and regulators to generate the required common
mode voltages. The analog input is DC-coupled. Connect
the DC1826A to a DC718 USB high speed data collection
board using connector J4. Then, connect the DC718 to
a host PC with a standard USB A/B cable. Apply ±9V to
the indicated terminals. Then, apply a low jitter signal
source to J2. The default setup uses a single-ended to
differential converter so that it is only necessary to apply
a single-ended input signal to J2. Connect a low jitter
2.5MHz (100MHz for serial) 3.3VP-P sine wave or square
wave to connector J1 for parallel operation. Note that J1
has a 49.9Ω termination resistor to ground.
Run the QuikEval II software (PScope.exe version K73 or
later) supplied with the DC718 or download it from www.
linear.com.
Complete software documentation is available from the
help menu. Updates can be downloaded from the tools
menu. Check for updates periodically as new features
may be added.
The PScope™ software should recognize the DC1826A
and configure itself automatically.
Click the collect button (see Figure 7) to begin acquiring
data. The collect button then changes to pause, which can
be clicked to stop data acquisition.
DC1826A SETUP
DC Power
Clock Source
The DC1826A requires ±9VDC and draws 100mA. Most
of the supply current is consumed by the CPLD, opamps,
regulators and discrete logic on the board. The 9VDC input voltage powers the ADC through LT1763 regulators
which provide protection against accidental reverse bias.
Additional regulators provide power for the CPLD and
opamps. See Figure 1 for connection details.
You must provide a low jitter 3.3VP-P sine or square
wave to J1. The clock input is AC-coupled so the DC
level of the clock signal is not important. A generator
like the HP8644 or the DC1216A-A is recommended.
Even a good generator can start to produce noticeable
jitter at low frequencies. Therefore, it is recommended
for lower clock rates to divide down a higher frequency
clock to the desired sample rate. For serial operation, the
ratio of clock frequency to conversion rate is 50:1. The
maximum serial conversion rate is 2Msps. If the clock
input is to be driven with logic, it is recommended that
dc1826afa
2
DEMO MANUAL DC1826A
DC1826A SETUP
the 50Ω terminator (R6) be removed. Slow rising edges
may compromise the SNR of the converter in the presence
of high amplitude higher frequency input signals.
Data Output
Parallel data output from this board (0V to 3.3V default),
if not connected to the DC718, can be acquired by a logic
analyzer, and subsequently imported into a spreadsheet, or
mathematical package depending on what form of digital
signal processing is desired. Alternatively, the data can be
fed directly into an application circuit. Use Pin 3 of J4 to
latch the data. The data can be latched using either edge
of this signal. The data output signal levels at J4 can also
be reduced to 0V to 2.5V if the application circuit cannot
tolerate the higher voltage. This is accomplished by moving JP4 to the 2.5V position.
Analog Input
The default driver for the analog inputs of the LTC2389-18
on the DC1826A is shown in Figure 2. This circuit converts
a single-ended 0V to 4.096V input signal applied at AIN+
into a differential signal with a swing of ±4.096V between
the +IN and –IN inputs of the ADC. In addition, this circuit
band limits the input frequencies to approximately 16MHz.
It is also possible to drive the LTC2389-18 pseudo differentially both with unipolar and bipolar outputs. The circuit
of Figure 3 shows the pseudo-differential unipolar driver.
This is connected on the DC1826A by removing R27 and
placing 0Ω resistors in the R31 and R42 positions.
Figure 4 shows the pseudo-differential bipolar driver circuit.
This is connected on the DC1826A by removing R29, R30,
C25 and C26 and placing 0Ω in the R30 position.
The default reference is the LTC2389-18’s internal 4.096V
reference. If an external reference is desired use the on-board
LTC6655-4.096 reference. It is enabled by stuffing 0Ω
resistors R7, R9 and R10 and removing 0Ω resistor R8.
Alternatively, if your application circuit produces a differential signal which can drive the ADC, the circuit shown in
Figure 5 can be used. This is connected in the DC1826A
by removing R29, R30, R37, C23, C25 and C26 and by
adding a 0Ω resistor for R30 and R25. At this point it will
be necessary to drive both AIN+ and AIN–.
Figure 2. Default Driver Circuit
Figure 4. Pseudo-Differential Bipolar Driver
Figure 3. Pseudo-Differential Unipolar Driver
Figure 5. Fully Differential Driver
Reference
dc1826afa
3
DEMO MANUAL DC1826A
DC1826A SETUP
AC-Coupling the Inputs
The circuit in Figure 5 can be AC-coupled on the DC1826A
by putting JP1 and JP2 in the AC position and adding a
1k resistor at the R11 and R40 locations. Using just JP1
and adding R11 allows a single-ended input signal to be
AC-coupled. AC-coupling the inputs may degrade the
distortion performance of the ADC due to nonlinearity of
the coupling capacitors (C12 and C31).
Data Collection
For SINAD, THD or SNR testing, a low noise, low distortion
generator such as the B&K Type 1051 or Stanford Research
DS360 should be used. A low jitter RF oscillator such as
the HP8644 or DC1216A-A is used as the clock source.
This demo board is tested in-house by attempting to duplicate the FFT plot shown in Figure 7a of the LTC2389-18
data sheet. This involves using a 2.5MHz clock source,
along with a sinusoidal generator at a frequency of 2kHz.
The input signal level is approximately –1dBfs. The input
is level shifted and filtered with the circuit shown in Figure 6. A typical FFT obtained with DC1826A is shown in
Figure 7. Note that to calculate the real SNR, the signal
level (F1 amplitude = –0.998dB) has to be added back to
the SNR that PScope displays. With the example shown in
Figure 7 this means that the actual SNR would be 98.50dB
instead of the 97.52dB that PScope displays. Taking the
RMS sum of the recalculated SNR and the THD yields a
SINAD of 98dB which is fairly close to the typical number
for this ADC.
There are a number of scenarios that can produce misleading results when evaluating an ADC. One that is
common is feeding the converter with a frequency that
is a submultiple of the sample rate, and which will only
exercise a small subset of the possible output codes.
The proper method is to pick an M/N frequency for the
input sine wave frequency. N is the number of samples
in the FFT. M is a prime number between one and N/2.
Multiply M/N by the sample rate to obtain the input sine
wave frequency. Another scenario that can yield poor
results is if you do not have a signal generator capable of
ppm frequency accuracy or if it cannot be locked to the
clock frequency. You can use an FFT with windowing to
reduce the “leakage” or spreading of the fundamental, to
get a close approximation of the ADC performance. If an
amplifier or clock source with poor phase noise is used,
the windowing will not improve the SNR.
Layout
As with any high performance ADC, this part is sensitive
to layout. The area immediately surrounding the ADC on
the DC1826A should be used as a guideline for placement,
and routing of the various components associated with the
ADC. Here are some things to remember when laying out
a board for the LTC2389-18. A ground plane is necessary
to obtain maximum performance.
Keep bypass capacitors as close to supply pins as possible. Use individual low impedance returns for all bypass
capacitors. Use of a symmetrical layout around the analog
inputs will minimize the effects of parasitic elements. Shield
analog input traces with ground to minimize coupling from
other traces. Keep traces as short as possible.
Component Selection
Figure 6. Level-Shift Circuit
When driving a low noise, low distortion ADC such as
the LTC2389-18, component selection is important so
as to not degrade performance. Resistors should have
low values to minimize noise and distortion. Metal film
resistors are recommended to reduce distortion caused
by self heating. Because of their low voltage coefficients,
to further reduce distortion NPO or silver mica capacitors
should be used. Any buffer used to drive the LTC2389-18
should have low distortion, low noise and a fast settling
time such as the LT6350.
dc1826afa
4
DEMO MANUAL DC1826A
DC1826A SETUP
Jumper and Switch Functions
SW1
JP1: Selects AC- or DC-coupling of AIN+. The default setting
is DC.
SER_PARL: Off enables serial operation. Sample rate is
the CLKIN frequency divided by 50. On enables parallel
operation. Sample rate is equal to the CLKIN frequency.
JP2: Selects AC- or DC-coupling of AIN–. The default setting
is DC.
JP3: VCM sets the DC bias for AIN+ and AIN– when the
inputs are AC-coupled. VREF /2 is the default setting.
JP4: VCCIO sets the output levels at J2 to either 3.3V
or 2.5V. Use 3.3V to interface to the DC718 which is the
default setting.
JP5: EEPROM default position is WP. The position of this
jumper should not be changed.
OB/2CL: Off enables offset binary output code in fullydifferential mode and unipolar range with straight binary
code in pseudo-differential mode. On enables 2’s complement output code in fully-differential mode and bipolar
range with 2’s complement output code in pseudo-differential mode.
CSL: Off disables SDO and gates SCK off. On enables SDO
and gates SCK on.
PD/FDL: Off enables pseudo-differential mode. On enables
fully-differential mode.
The default position for all switches is on.
Figure 7. PScope Screenshot
dc1826afa
5
DEMO MANUAL DC1826A
PARTS LIST
ITEM
QTY
REFERENCE
PART DESCRIPTION
MANUFACTURER/PART NUMBER
DC1826A Required Circuit Components
1
7
C1, C2, C3, C4, C5, C6, C51
Cap., X7R, 0.1μF, 25V, 10%, 0603
AVX 06033C104KAT2A
2
5
C7, C21, C27, C29, C34
Cap., X5R, 1μF, 25V, 20%, 0603
AVX 06033D105MAT2A
3
0
C8, C14 (OPT)
Cap., 0805
4
1
C9
Cap., X5R, 1μF, 25V, 10%, 0805
AVX 08053D105KAT2A
5
11
C10, C12, C22, C23, C30, C31, C36, C41,
C47, C52, C57
Cap., X5R, 10μF, 6.3V, 20%, 0603
Taiyo Yuden JMK107BJ106MA-T
6
2
C11, C19
Cap., X7R, 1000pF, 50V, 10%, 0805
AVX 08055C102KAT1A
7
0
C13, C15, C16, C17, C18, C24, C32, C33 (OPT) Cap., 0603
8
17
C20, C28, C35, C37, C38, C39, C40, C42, C43,
C60, C61, C62, C63, C64, C65, C66, C67
Cap., X5R, 0.1μF, 10V, 10%, 0402
AVX 0402ZD104KAT2A
9
2
C25, C26
Cap., NPO, 330pF, 25V, 5%, 0603
AVX 06033A331JAT1A
10
1
C44
Cap., X5R, 47μF, 16V, 20%, 1210
Taiyo Yuden EMK325BJ476MM
11
5
C45, C48, C53, C55, C58
Cap., X7R, 1μF, 16V, 20%, 0603
AVX 06033C105MAT2A
12
4
C46, C50, C54, C56
Cap., X7R, 0.01μF, 100V, 10%, 0603
AVX 06031C103KAT2A
13
2
C49, C59
Cap., X5R, 10μF, 10V, 20%, 0805
Taiyo Yuden LMK212BJ106MG
14
7
E1, E2, E4, E5, E7, E8, E10
Turret, Testpoint
Mill Max 2308-2-00-80-00-00-07-0
15
3
E3, E6, E9
Turret, Testpoint
Mill Max 2501-2-00-80-00-00-07-0
16
5
JP1, JP2, JP3, JP4, JP5
Headers, 3 Pins, 100mil Ctrs.
Samtec TSW-103-07-L-S
17
1
JP6
Headers, Dbl. Row, 2 x 5, 100mil Ctrs.
Samtec TSW-105-07-L-D
18
3
J1, J2, J3
BNC Connector
Connex 112404
19
1
J4
Box Conn, 0.1 Ctr, 40 Pin
Samtec TSW-120-07-L-D
20
4
MH1, MH2, MH3, MH4
Stacking Spacers, Snap-On, 0.25" Tall
Keystone 8831
21
2
R1, R3
Res., Chip, 33, 0.06W, 5%, 0603
Vishay CRCW060333R0JNEA
22
3
R2, R4, R58
Res., Chip, 1k, 0.06W, 5%, 0603
Vishay CRCW06031k,00JNEA
23
1
R5
Res., Chip, 33, 0.06W, 5%, 0402
Vishay CRCW040233R0JNED
24
1
R6
Res., Chip, 49.9, 0.25W, 1%, 1206
Vishay CRCW120649R9FKEA
25
0
R7, R9, R10 (OPT)
Res., 0402
26
1
R8
Res./Jumper, Chip, 0Ω, 1/16W, 1A, 0402
27
0
R11, R12, R13, R18, R19, R22, R23, R25,
R31, R40, R42 (OPT)
Res., 0603
28
4
R14, R15, R20, R41
Res./Jumper, Chip, 0Ω, 1/16W, 1A, 0603
Vishay CRCW06030000Z0EA
29
2
R16, R27
Res., Chip, 10, 0.06W, 5%, 0603
Vishay CRCW060310R0JNEA
30
2
R17, R21
Res., Chip, 49.9, 0.06W, 1%, 0402
Vishay CRCW040249R9FKED
Vishay CRCW04020000Z0ED
dc1826afa
6
DEMO MANUAL DC1826A
PARTS LIST
ITEM
QTY
REFERENCE
PART DESCRIPTION
MANUFACTURER/PART NUMBER
31
5
R24, R26, R54, R56, R57
Res., Chip, 1k, 0.06W, 5%, 0402
Vishay CRCW04021k,00JNED
32
5
R28, R32, R36, R39, R59
Res., Chip, 10k, 0.06W, 5%, 0402
Vishay CRCW040210k,0JNED
33
2
R29, R30
Res., Chip, 402, 0.06W, 1%, 0402
Vishay CRCW0402402RFKED
34
4
R33, R34, R35, R38
Res., Chip, 300, 0.06W, 5%, 0402
Vishay CRCW0402300RJNED
35
1
R37
Res., Chip, 75, 0.06W, 5%, 0603
Vishay CRCW060375R0JNEA
36
1
R43
Res., Chip, 0Ω, 0.06W, 1A, 0603
Vishay CRCW06030000Z0EA
37
1
R44
Res., Chip, 3.92k, 0.06W, 1%, 0603
Vishay CRCW06033K92FKEA
38
2
R45, R53
Res., Chip, 1.00k, 0.06W, 1%, 0603
Vishay CRCW06031k,00FKEA
39
3
R46, R47, R48
Res., Chip, 4.99k, 0.06W, 1%, 0603
Vishay CRCW06034K99FKEA
40
1
R49
Res., Chip, 1.69k, 0.06W, 1%, 0603
Vishay CRCW06031k,69FKEA
41
1
R50
Res., Chip, 1.54k, 0.06W, 1%, 0603
Vishay CRCW06031k,54FKEA
42
1
R51
Res., Chip, 2.80k, 0.06W, 1%, 0603
Vishay CRCW06032K80FKEA
43
1
R52
Res., Chip, 665, 0.06W, 1%, 0603
Vishay CRCW0603665RFKEA
44
1
R55
Res., Chip, 10k, 0.06W, 5%, 0603
Vishay CRCW060310k,0JNEA
45
0
R60 (**OPT)
Res., Chip, 301, 0.06W, 1%, 0402
Vishay CRCW0402301RFKED
46
1
SW1
Switch, Slide, SW-219-4M
CTS Electronic Components 219-4MST
47
0
TP1, TP2 (OPT)
Testpoint, Test Pad
Component Corp. TP-107-02
48
2
U2, U4
I.C., Inverter, SC70-5
Fairchild Semi. NC7SV,U04P5X
49
1
U3
I.C., Inverter, SC70-5
Fairchild Semi. NC7SZ04P5X
50
1
U5
I.C., Precision Buff., Ref., MSOP(08)-MS8 Linear Technology Corp., LTC6655BHMS8-4.096
51
1
U6
I.C., Single D, Flip Flop, US8
ON Semi. NL17SZ74USG PbF
52
1
U7
I.C., Op Amp, SO(08) (Narrow-150mil)
Linear Technology Corp., LT6201IS8
53
1
U8
I.C., mPower Regulator, SO(08) (Narrow- Linear Technology Corp., LT1763CS8-1.8
150mil)
54
2
U9, U10
I.C., mPower Regulator, SO(08) (Narrow- Linear Technology Corp., LT1763CS8
150mil)
55
1
U11
I.C., mPower Regulator, SO(08) (Narrow- Linear Technology Corp., LT1763CS8-5
150mil)
56
1
U12
I.C., Serial EEPROM, TSSOP-8
Microchip, 24LC024-I/ST
57
1
U13
I.C., mPower Regulator, TSOT23-S5
Linear Technology Corp., LT1964ES5-SD
58
1
U14
I.C., Max II Family, EPM240T
Altera EPM240GT100C5N
59
5
XJP1, XJP2, XJP3, XJP4, XJP5
Shunt, 0.1" Ctrs.
Samtec SNT-100-BK-G
dc1826afa
7
DEMO MANUAL DC1826A
PARTS LIST
ITEM
QTY
REFERENCE
PART DESCRIPTION
MANUFACTURER/PART NUMBER
DC1826A-A Required Circuit Components
1
1
DC1826A
General BOM
2
1
R60
Res., Chip, 301, 0.06W, 1%, 0402
Vishay CRCW0402301RFKED
3
1
U1
IC, LTC2389CLX-18
Linear Technology Corp., LTC2389CLX-18
4
1
Fab, Printed Circuit Board
Demo Circuit DC1826A
DC1826A-E Required Circuit Components
1
1
DC1826A
General BOM
2
1
U1
IC, LTC2389CLX-16
Linear Technology Corp., LTC2389CLX-16
3
1
Fab, Printed Circuit Board
Demo Circuit DC1826A
dc1826afa
8
A
B
C
AIN0V - 4.096V
AIN+
0V - 4.096V
CLK
100MHz MAX
3.3VPP
J3
J2
J1
5
0 Ohm
R41
-IN
JP2
0 Ohm
R14
+IN
JP1
0.1uF
R6
49.9
1%
1206
C5
AC
AC
DC
R4
1K
R2
1K
C12
DC
10uF
C16
(OPT)
C31
10uF
C32
(OPT)
2
4
402
1%
C25
R29
;KWdͿ
C17
R42
(OPT)
R40
(OPT)
INT
CM
JP3
EXT
C33
(OPT)
C30
10uF
330pF
VCMX2
R19
(OPT)
R11
(OPT)
C10
10uF
U3
NC7SZ04P5X
VCMX2
3
5
C2
0.1uF
3
2
1
C18 (OPT)
R22
C13
(OPT)
R37
75
C23
10uF
R3
6
5
VCMX2
EXT_CM
E2
1uF
C34
2
3
4
C20
0.1uF
0402
C28
1uF
C27
R30
402
1%
1
1uF
C21
0.1uF
0402
CLK
V+
C26
330pF
;KWdͿ
C15
1uF
C29
10
R27
10
R16
R31
(OPT)
C14
(OPT)
0805
V-
CP
D
+3.3V
R13
(OPT)
1
2
0.1uF
U6
NL17SZ74USG
C4
8
3
5
R23
(OPT)
33
0402
R5
R33
300
0402
R38
300 0402
8
7
6
5
SW1
+3.3V
-IN
+IN
U1A
LTC238XCLX
3
(OPT)
0402
C9
1uF
0805
R9
C6
0.1uF
+9V_IN
CNVST_33
C8
GND
GND
VIN
SHDN
BUSY
D17
D16
D15
D14
D13/SCLK
D12/SDOUT
D11/SDIN
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1/A1
D0/A0
1K
0402
R24
29
28
27
26
25
24
23
22
21
16
15
14
13
12
11
10
9
8
7
GND
VOUT_F
VREF
10K
0402
OB/2CL
CSL
PD/FDL
2
1
10K
0402
R39
2
THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND
SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.
C:\PADS PROJECTS\1826A\SCH\1826A_00_REV4.DSN
LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A
CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS;
HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO
VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL
APPLICATION. COMPONENT SUBSTITUTION AND PRINTED
CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT
PERFORMANCE OR RELIABILITY. CONTACT LINEAR
TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.
CUSTOMER NOTICE
R36
SER_PARL
3
GUY H.
APP ENG.
SCALE = NONE
5%
PCB DES.
APPROVALS
OB/2CL
SER_PARL
301
DATE:
IC NO.
/7&;&/;)$0,/<
$SULO
1
'(02&,5&8,7$
SHEET
1
OF
3
4
REV.
/7&&21),'(17,$/)25&86720(586(21/<
/2:12,6(+,*+63(('6$5$'&)$0,/<
1$
SIZE
2.5
2.5
Msps
R60
ƉƌŝůϬϮ͕ϮϬϭϮ
0F&DUWK\%OYG
0LOSLWDV&$ www.linear.com
3KRQH
)D[
16
Bits
18
*
LTC2389CLX-16
U1
LTC2389CLX-18
TECHNOLOGY
TITLE: SCHEMATIC
DC1826A-E
ASSY
ϭ͘>>Z^/^dKZ^ϬϲϬϯ͘
Ϯ͘>>W/dKZ^ϬϲϬϯ͘
DC1826A-A
4
d
DĂLJϭϲ͕ϮϬϭϭ
^ĞƉƚĞŵďĞƌϮϴ͕ϮϬϭϭ
:ĂŶƵĂƌLJϬϱ͕ϮϬϭϮ
EKd͗hE>^^Kd,Zt/^^W/&/͘
BUSY
D17
D16
D15
D14
D13/SCLK
D12/SDOUT
D11/SDIN
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1/A1
D0/A0
R7
(OPT)
0402
MODE1
C7
1uF
VREF
VREF
MODE0
+3.3V
5
6
7
E1
10K
0402
BUSY
TP2
GND
VOUT_S
8
*8<+
352'8&7,21
^ĐŚĞŵĂƚŝĐΘŽDƵƉĚĂƚĞ
*8<+
*8<+
QG352727<3(
'hz,͘
ϭƐƚWZKdKdzW
R32
1K
0402
R26
(OPT)
0402
R10
R8
(OPT)
0 Ohm 0805
0402
4
3
2
1
1
REVISION HISTORY
WWZKs
^Z/Wd/KE
ϭ
K Zs
U5
LTC6655BHMS8-4.096
2
10K
0402
R28
C22
10uF
6.3V
3
2
CTS Electronic Components
219-4MST
42
43
CNVSTL
TP1
4
5
U2
NC7SVU04P5X
300 0402
300 0402 R35
R34
49.9
0402
C19
1000pF
0805
49.9
0402
R21
R17
C11
1000pF
0805
+3.3V
Q
Q
33
R1
C1
0.1uF
Figure 8. DC1826A Low Noise, High Speed SAR ADC Family
OUT
V-
4
-IN
+IN
8
7
R20
0 Ohm
OUT
V+
-IN
+IN
>dϲϮϬϭ/^ϴ
U7B
>dϲϮϬϭ/^ϴ
C24
(OPT)
(OPT)
R25
U7A
VCMX2
R12
(OPT)
3
4
C3
0.1uF
33
U4
NC7SVU04P5X
(OPT)
0 Ohm
R18
(OPT)
R15
2
5
+3.3V
7
PR
VCC
GND
4
CLR
6
+3.3V
34
CNVSTL
3
38
D
1
1
37
REFOUT
+3.3V
2
2
3
3
4
ON
OB/2CL
6
GND_MODE1
5
SER_PARL_MODE0
4
VCM
36
39
REFSENSE
RESET
32
REFIN
PD
33
CSL
31
PD/FDL
30
5
A
B
C
D
DEMO MANUAL DC1826A
SCHEMATIC DIAGRAMS
dc1826afa
9
A
B
C
D
GND
E6
E3
C39
0.1uF
0402
+9V/+10VIN
C42
0.1uF
0402
+5V
C36
10uF
5
C53
1uF
16V
C41
10uF
5
8
C43
0.1uF
0402
47
46
45
40
2
19
3
18
5
8
SHDN
IN
OUT
2.5V
3.3V
BYP
SENSE/ADJ
JP4
9&&,2
4
2
1
48
44
41
35
20
1
17
E9
+3.3V
+1.8V
-9V_IN
C58
1uF
16V
C55
1uF
16V
+9V_IN
C48
1uF
16V
+9V_IN
2
5
8
5
8
OUT
BYP
BYP
SENSE/ADJ
U13
LT1964ES5-SD
SHDN
IN
OUT
SENSE/ADJ
U11
LT1763CS8-5
SHDN
IN
U9
LT1763CS8
5
4
2
1
4
2
1
R52
665
1%
C56
0.01uF
C50
0.01uF
V-
C57
10uF
6.3V
+5V
R45
1.00K
1%
R44
3.92K
1%
E10
E8
C49
10uF
10V
0805
V+
+5V
E5
V+
SDA
SCL
WP
VCC
24LC024-I/ST
VSS
A2
A1
A0
0.1uF
CUSTOMER NOTICE
4
3
2
1
U12
C51
5
6
7
8
R46
4.99K
1%
1
GND
SHDN
IN
ADJ
OUT
4
3
R53
1.00K
1%
C59
10uF
10V
0805
V-
2
THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND
SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.
C:\PADS PROJECTS\1826A\SCH\1826A_00_REV4.DSN
LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A
CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS;
HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO
VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL
APPLICATION. COMPONENT SUBSTITUTION AND PRINTED
CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT
PERFORMANCE OR RELIABILITY. CONTACT LINEAR
TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.
Figure 9. DC1826A Low Noise, High Speed SAR ADC Family
1
3
GUY H.
APP ENG.
SCALE = NONE
5%
PCB DES.
36
34
32
30
28
26
24
22
20
18
16
14
33
31
29
27
25
23
21
19
17
15
13
2
TECHNOLOGY
SAMTEC
TSW-120-07-L-D
4
1
DB16
DB17
DATE:
IC NO.
/7&;&/;)$0,/<
1
'(02&,5&8,7$
$SULO
SHEET
2
OF
3
4
REV.
/7&&21),'(17,$/)25&86720(586(21/<
0F&DUWK\%OYG
0LOSLWDV&$ www.linear.com
3KRQH
)D[
1
/2:12,6(+,*+63(('6$5$'&)$0,/<
1$
SIZE
6
8
10
3
5
7
9
12
38
35
11
40
37
J4
39
TITLE: SCHEMATIC
WP
APPROVALS
JP5
R48
4.99K
1%
PROG
EEPROM
R47
4.99K
1%
CLKOUT
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
3
4
E7
-9V/-10VIN
C52
10uF
6.3V
+3.3V
C47
10uF
6.3V
E4
2
3
R50
1.54K
1%
R49
1.69K
1%
C46
0.01uF
+1.8V
3
2
R51
2.80K
1%
C54
0.01uF
4
2
1
GND
GND
GND
GND
GND
GND
GND
4
2
1
BYP
SENSE/ADJ
OUT
SHDN
IN
U8
LT1763CS8-1.8
LTC238XCLX
VDD
VDD
VDD
VDD
VDD
VDD
VDD
OVDD
U1B
U10
LT1763CS8
C45
1uF
16V
C38
R43
0.1uF 0 Ohm
0402
+9V_IN
C44
47uF
16V
1210
+9V_IN
C40
0.1uF
0402
C37
0.1uF
0402
0.1uF
0402
+3.3V
GND
GND
GND
3
6
7
C35
GND
GND
GND
3
6
7
GND
GND
GND
3
6
7
GND
GND
GND
10
3
6
7
5
A
B
C
D
DEMO MANUAL DC1826A
SCHEMATIC DIAGRAMS
dc1826afa
A
B
C
5
+3.3V
1
2
JP6
TSW-105-07-L-D
3
4
7
5
9
8
6
10
JTAG
R58
1K
R55
10K
+3.3V
4
C63
0.1uF
0402
C60
0.1uF
0402
+1.8V
DEV_CLRN
C62
0.1uF
0402
+3.3V
CLK
DEV_OE
4
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
C65
0.1uF
0402
R56
C66
0.1uF
0402
1K
0402
C67
0.1uF
0402
1K
R57 0402
10
11
32
46
60
65
79
59
80
94
9
31
45
13
63
25
24
23
22
44
43
12
14
62
64
MH1
GND
GND
GND
GND
GND
GND
GND
VCCIO2
VCCIO2
VCCIO2
VCCIO1
VCCIO1
VCCIO1
VCCINT
VCCINT
TDO
TCK
TDI
TMS
DEV_CLRN
DEV_OE
GCLK0
GCLK1
GCLK2
GCLK3
EPM240GT100C5N
U14
MH2
3
MH3
STAND-OFF
MH4
IO26
IO27
IO28
IO29
IO30
IO33
IO34
IO35
IO36
IO37
IO38
IO39
IO40
IO41
IO42
IO47
IO48
IO49
IO50
IO51
IO52
IO53
IO54
IO55
IO56
IO57
IO58
IO61
IO66
IO67
IO68
IO69
IO70
IO71
IO72
IO73
IO74
IO75
26
27
28
29
30
33
34
35
36
37
38
39
40
41
42
47
48
49
50
51
52
53
54
55
56
57
58
61
66
67
68
69
70
71
72
73
74
75
2
2
THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND
SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.
C:\PADS PROJECTS\1826A\SCH\1826A_00_REV4.DSN
GUY H.
APP ENG.
SCALE = NONE
5%
PCB DES.
APPROVALS
TECHNOLOGY
DATE:
IC NO.
/7&;&/;)$0,/<
$SULO
1
'(02&,5&8,7$
SHEET
3
OF
3
4
REV.
/7&&21),'(17,$/)25&86720(586(21/<
0F&DUWK\%OYG
0LOSLWDV&$ www.linear.com
3KRQH
)D[
1
/2:12,6(+,*+63(('6$5$'&)$0,/<
1$
SIZE
TITLE: SCHEMATIC
301
1%
0402
"-A" VERSIONS OF THE BOARD
R60
R59
10K
0402
+3.3V
LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A
CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS;
HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO
VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL
APPLICATION. COMPONENT SUBSTITUTION AND PRINTED
CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT
PERFORMANCE OR RELIABILITY. CONTACT LINEAR
TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.
CUSTOMER NOTICE
DB3
DB4
DB5
DB6
DB7
DB8
DB9
DB10
DB11
DB16
DB17
DB0
DB1
DB2
BUSY
D17
D16
D15
D14
D13/SCLK
D12/SDOUT
D11/SDIN
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1/A1
D0/A0
SER_PARL
16_18L
D13/SCLK
OB/2CL
MODE1
MODE0
CNVST_33
DB12
DB13
DB14
DB15
CLKOUT
Figure 10. DC1826A Low Noise, High Speed SAR ADC Family
C64
0.1uF
0402
C61
0.1uF
0402
R54
1K
0402
3
1
2
3
4
5
6
7
8
15
16
17
18
19
20
21
IO1
IO2
IO3
IO4
IO5
IO6
IO7
IO8
IO15
IO16
IO17
IO18
IO19
IO20
IO21
IO100
IO99
IO98
IO97
IO96
IO95
IO92
IO91
IO90
IO89
IO88
IO87
IO86
IO85
IO84
IO83
IO82
IO81
IO78
IO77
IO76
100
99
98
97
96
95
92
91
90
89
88
87
86
85
84
83
82
81
78
77
76
D
5
A
B
C
D
DEMO MANUAL DC1826A
SCHEMATIC DIAGRAMS
dc1826afa
11
DEMO MANUAL DC1826A
DEMONSTRATION BOARD IMPORTANT NOTICE
Linear Technology Corporation (LTC) provides the enclosed product(s) under the following AS IS conditions:
This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for ENGINEERING DEVELOPMENT
OR EVALUATION PURPOSES ONLY and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete
in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety
measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union
directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.
If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date
of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU
OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS
FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR
ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.
The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims
arising from the handling or use of the goods. Due to the open construction of the product, it is the user’s responsibility to take any and all
appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or
agency certified (FCC, UL, CE, etc.).
No License is granted under any patent right or other intellectual property whatsoever. LTC assumes no liability for applications assistance,
customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.
LTC currently services a variety of customers for products around the world, and therefore this transaction is not exclusive.
Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and
observe good laboratory practice standards. Common sense is encouraged.
This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC application engineer.
Mailing Address:
Linear Technology
1630 McCarthy Blvd.
Milpitas, CA 95035
Copyright © 2004, Linear Technology Corporation
dc1826afa
12 Linear Technology Corporation
LT 0412 REV A • PRINTED IN USA
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900
●
FAX: (408) 434-0507 ● www.linear.com
© LINEAR TECHNOLOGY CORPORATION 2012