ATWILC3000 Single Chip IEEE 802.11 b/g/n Link Controller with Integrated Bluetooth 4.0 Datasheet Description The Atmel® ATWILC3000 is a single chip IEEE® 802.11 b/g/n RF/Baseband/MAC link controller and Bluetooth® 4.0 optimized for low-power mobile applications. The ATWILC3000 supports single stream 1x1 802.11n mode providing up to 72Mbps PHY rate. The ATWILC3000 features fully integrated Power Amplifier, LNA, Switch and Power Management. Implemented in 65nm CMOS technology, the ATWILC3000 offers very low power consumption while simultaneously providing high performance and minimal bill of materials. The ATWILC3000 utilizes highly optimized 802.11-Bluetooth coexistence protocols. The ATWILC3000 provides multiple peripheral interfaces including UART, SPI, I2C, and SDIO. The only external clock sources needed for the ATWILC3000 is a high-speed crystal or oscillator with a wide range of reference clock frequencies supported (14-40MHz) and a 32.768kHz clock for sleep operation. The ATWILC3000 is available in both QFN and Wafer Level Chip Scale Package (WLCSP) packaging. Features IEEE 802.11 b/g/n 20MHz (1x1) solution Single spatial stream in 2.4GHz ISM band Integrated PA and T/R Switch Superior Sensitivity and Range via advanced PHY signal processing Advanced Equalization and Channel Estimation Advanced Carrier and Timing Synchronization Wi-Fi Direct and Soft-AP support Supports IEEE 802.11 WEP, WPA, and WPA2 Security Supports China WAPI security Superior MAC throughput via hardware accelerated two-level A-MSDU/AMPDU frame aggregation and block acknowledgement On-chip memory management engine to reduce host load SPI, SDIO, I2C, and UART host interfaces Operating temperature range of -40°C to +85°C Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 Bluetooth: Bluetooth 4.0 2 High Speed Low Energy (BLE) Class 1 and 2 transmission Adaptive Frequency Hopping HCI (Host Control Interface) via high speed UART Integrated PA and T/R Switch Superior Sensitivity and Range PCM audio interface ATWILC3000 [DATASHEET] 2 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 Tabl e of Cont ent s Description ....................................................................................................................... 1 Features ....................................................................................................................... 1 Table of Contents ................................................................................................................. 3 1 Ordering Information and IC Marking .......................................................................... 5 2 Block Diagram ............................................................................................................... 5 3 Pinout and Package Information ................................................................................. 6 3.1 3.2 4 Electrical Specifications ............................................................................................. 10 4.1 4.2 4.3 5 7.2 7.3 MAC 7.1.1 7.1.2 PHY 7.2.1 7.2.2 Radio 7.3.1 7.3.2 .............................................................................................................................................. 14 Features ................................................................................................................................. 14 Description.............................................................................................................................. 15 .............................................................................................................................................. 15 Features ................................................................................................................................. 15 Description.............................................................................................................................. 16 .............................................................................................................................................. 16 Receiver Performance ............................................................................................................ 16 Transmitter Performance ........................................................................................................ 17 Bluetooth Subsystem ................................................................................................. 17 8.1 8.2 8.3 9 Processor ............................................................................................................................................ 13 Memory Subsystem............................................................................................................................. 13 Non-Volatile Memory (eFuse) ............................................................................................................. 13 WLAN Subsystem ....................................................................................................... 14 7.1 8 Crystal Oscillator ................................................................................................................................. 12 Low-Power Oscillator .......................................................................................................................... 13 CPU and Memory Subsystems .................................................................................. 13 6.1 6.2 6.3 7 Absolute Ratings ................................................................................................................................. 10 Recommended Operating Conditions ................................................................................................. 10 DC Electrical Characteristics ............................................................................................................... 11 Clocking 12 5.1 5.2 6 Pin Description ...................................................................................................................................... 6 Package Description ............................................................................................................................. 8 Bluetooth 4.0 ....................................................................................................................................... 17 Bluetooth Low Energy (BLE) ............................................................................................................... 18 Bluetooth Radio ................................................................................................................................... 19 8.3.1 Receiver Performance ............................................................................................................ 19 8.3.2 Transmitter Performance ........................................................................................................ 19 External Interfaces ...................................................................................................... 20 9.1 9.2 9.3 9.4 I2C Slave Interface .............................................................................................................................. 20 I2C Master Interface ............................................................................................................................ 21 SPI Slave Interface.............................................................................................................................. 22 SPI Master Interface............................................................................................................................ 24 ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 3 3 9.5 9.6 9.7 9.8 SDIO Slave Interface........................................................................................................................... 25 UART .............................................................................................................................................. 27 PCM Interface ..................................................................................................................................... 28 GPIOs .............................................................................................................................................. 28 10 Power Management ..................................................................................................... 29 10.1 Power Architecture .............................................................................................................................. 29 10.2 Power Consumption ............................................................................................................................ 30 10.2.1 Description of Device States ................................................................................................... 30 10.2.2 Current Consumption in Various Device States ...................................................................... 30 10.2.3 Restrictions for Power States ................................................................................................. 31 10.3 Power-Up/Down Sequence ................................................................................................................. 31 10.4 Digital I/O Pin Behavior during Power-Up Sequences......................................................................... 32 11 Reference Design ........................................................................................................ 33 12 Reference Design Guidelines ..................................................................................... 34 13 Reference Documentation and Support .................................................................... 35 14 Revision History .......................................................................................................... 36 4 ATWILC3000 [DATASHEET] 4 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 1 Ordering Information and IC Marking Table 1-1. 2 Ordering Details Atmel Official Part Number (for ordering) Package Type IC Marking ATWILC3000-MU-T 6x6 QFN in Tape and Reel ATWILC3000 Block Diagram Figure 2-1. ATWILC3000 Block Diagram Vbatt SDIO I2C SPI UART GPIO PCM Audio Interface RTC Clock XO PMU Host Interface Bluetooth 4.0 MAC Microcontroller Wi-Fi / Bluetooth Coexistence RAM 802.11b,g,n MAC GFSK Demod Front End 8PSK & QPSK Demod Front End GFSK Modulator Front End 8PSK & QPSK Mod Front End 802.11bgn Forward Error Correction 802.11bgn Coding 802.11bgn OFDM Channel Estimation / Equalization Rx Digital Core 802.11bgn iFFT Tx Digital Core ADC ~ PLL DPD X DAC X ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 5 5 3 Pinout and Package Information 3.1 Pin Description ATWILC3000 is offered in an exposed pad 48-pin QFN package. This package has an exposed paddle that must be connected to the system board ground. The QFN package pin assignment is shown in Figure 3-1. The color shading is used to indicate the pin type as follows: Green – power Red – analog Blue – digital I/O Yellow – digital input Grey – unconnected or reserved The ATWILC3000 pins are described in Table 3-1. 6 Figure 3-1. Pin Assignment Table 3-1. Pin Description Pin # Pin Name Pin Type Description 1 VDDRF_RX Power Tuner RF RX Supply 2 VDDAMS Power Tuner BB Supply 3 VDDRF_TX Power Tuner RF TX Supply 4 VDDBATT_PPA/PA Power Battery Supply for PA ATWILC3000 [DATASHEET] 6 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 Pin # Pin Name Pin Type Description 5 RFIOP Analog Wi-Fi/Bluetooth Positive RF Differential I/O 6 RFION Analog Wi-Fi/Bluetooth Negative RF Differential I/O 7 NC None Customer No Connect 8 NC None Customer No Connect 9 NC None Customer No Connect 10 NC None Customer No Connect 11 TEST_MODE Digital Input Test Mode – Customer Tie to GND 12 SDIO_SPI_CFG Digital Input Tie to VDDIO for SPI, GND for SDIO 13 RESETN Digital Input Active-Low Hard Reset 14 GPIO16 Digital I/O, Programmable Pull-Up GPIO_16/Bluetooth UART Transmit Data Output 15 GPIO15 Digital I/O, Programmable Pull-Up GPIO_15/Bluetooth UART Receive Data Input 16 GPIO14 Digital I/O, Programmable Pull-Up GPIO_14/Bluetooth UART RTS output/I2C Slave Data 17 GPIO13 Digital I/O, Programmable Pull-Up GPIO_13/Bluetooth UART CTS Input/I2C Slave Clock/Wi-Fi UART TXD Output 18 VDDC Power Digital Core Power Supply 19 VDDIO_0 Power Digital I/O Power Supply 20 GPIO3 Digital I/O, Programmable Pull-Up GPIO_3/SPI Flash Clock Output 21 GPIO4 Digital I/O, Programmable Pull-Up GPIO_4/SPI Flash SSN Output 22 GPIO5 Digital I/O, Programmable Pull-Up GPIO_5/Wi-Fi UART TXD Output/SPI Flash TX Output (MOSI) 23 GPIO6 Digital I/O, Programmable Pull-Up GPIO_6/Wi-Fi UART RXD Input/SPI Flash RX Input (MISO) 24 VBATT_BUCK Power Battery Supply for DC/DC Converter 25 VSW Power Switching Output of DC/DC Converter 26 VREG_BUCK Power Core Power from DC/DC Converter 27 CHIP_EN Analog PMU Enable 28 RTC_CLK Digital I/O, Programmable Pull-Up RTC Clock Input/GPIO_1/Wi-Fi UART RXD Input/Wi-Fi UART TXD Output/BT UART CTS Input 29 SD_CLK Digital I/O, Programmable Pull-Up SDIO Clock/GPIO_8/Wi-Fi UART RXD Input/BT UART CTS Input 30 SD_CMD/SPI_SCK Digital I/O, Programmable Pull-Up SDIO Command/SPI Clock 31 SD_DAT0/SPI_TXD Digital I/O, Programmable Pull-Up SDIO Data0/SPI TX Data 32 SD_DAT1/SPI_SSN Digital I/O, Programmable Pull-Up SDIO Data1/SPI Slave Select 33 VDDIO_1 Power Digital I/O Power Supply 34 SD_DAT2/SPI_RXD Digital I/O, Programmable Pull-Up SDIO Data2/SPI RX Data ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 7 7 3.2 Pin # Pin Name Pin Type Description 35 SD_DAT3 Digital I/O, Programmable Pull-Up SDIO Data3/GPIO_7/Wi-Fi UART TXD output/BT UART RTS Output 36 GPIO17 Digital I/O, Programmable Pull-Down GPIO_17/Bluetooth PCM CLOCK 37 GPIO18 Digital I/O, Programmable Pull-Down GPIO_18/Bluetooth PCM SNYC 38 GPIO19 Digital I/O, Programmable Pull-Down GPIO_19/Bluetooth PCM Data Input 39 GPIO20 Digital I/O, Programmable Pull-Down GPIO_20/Bluetooth PCM Data Output 40 IRQN Digital I/O, Programmable Pull-Up Host Interrupt Request Output/Wi-Fi UART RXD Input/BT UART RTS Output 41 GPIO21 Digital I/O, Programmable Pull-Up GPIO_21/RTC Clock/Wi-Fi UART RXD Input/Wi-Fi UART TXD Output/BT UART RTS Output 42 HOST_WAKEUP Digital I/O, Programmable Pull-Up SLEEP Mode Control/Wi-Fi UART TXD output 43 XO_N Analog Crystal Oscillator N 44 XO_P Analog Crystal Oscillator P 45 VDD_SXDIG Power SX Power Supply 46 VDD_VCO Power VCO Power Supply 47 VDDIO_A Power Tuner VDDIO Power Supply 48 TP_P Analog Test Pin/Customer No Connect 49 PADDLE VSS Power Connect to System Board Ground Package Description The ATWILC3000 QFN package information is provided in Table 3-2. Table 3-2. QFN Package Information Parameter Value Unit Tolerance Package Size 6x6 mm ±0.1mm QFN Pad Count 48 Total Thickness 0.85 QFN Pad Pitch 0.40 Pad Width 0.25 ±0.05mm mm Exposed Pad Size 4.7x4.7 The ATWILC3000 40L QFN package view is shown in Figure 3-2. 8 ATWILC3000 [DATASHEET] 8 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 Figure 3-2. QFN Package ATWILC3000 QFN Package Top View ATWILC3000 QFN Package Bottom View ATWILC3000 QFN Package Side View ATWILC3000 QFN Package Notes The QFN package is a qualified Green Package. ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 9 9 4 Electrical Specifications 4.1 Absolute Ratings Table 4-1. Absolute Maximum Ratings Characteristic Symbol Min. Max. Unit Core Supply Voltage VDDC -0.3 1.5 I/O Supply Voltage VDDIO -0.3 5.0 Battery Supply Voltage VBATT -0.3 5.0 Digital Input Voltage VIN -0.3 VDDIO Analog Input Voltage VAIN -0.3 1.5 ESD Human Body Model VESDHBM -1000, -2000 (see notes below) +1000, +2000 (see notes below) Storage Temperature TA -65 150 V ºC Junction Temperature 125 RF input power max. 23 Notes: 1. 2. 3. 4.2 dBm VIN corresponds to all the digital pins. VAIN corresponds to the following analog pins: VDD_RF_RX, VDD_RF_TX, VDD_AMS, RFIOP, RFION, XO_N, XO_P, VDD_SXDIG, and VDD_VCO. For VESDHBM, each pin is classified as Class 1, or Class 2, or both: The Class 1 pins include all the pins (both analog and digital) The Class 2 pins are all digital pins only VESDHBM is ±1kV for Class1 pins. VESDHBM is ±2kV for Class2 pins Recommended Operating Conditions Table 4-2. Recommended Operating Conditions Characteristic Symbol Min. Typ. Max. I/O Supply Voltage Low Range VDDIOL 1.62 1.80 2.00 I/O Supply Voltage Mid Range VDDIOM 2.00 2.50 3.00 I/O Supply Voltage High Range VDDIOH 3.00 3.30 3.60 Battery Supply Voltage VBATT 2.51 3.6 4.2 Unit V Operating Temperature Notes: 1. 2. 3. 10 -40 85 ºC ATWILC3000 is functional across this range of voltages; however, optimal RF performance is guaranteed for VBATT in the range 3.0V < VBATT < 4.2V. I/O supply voltage is applied to the following pins: VDDIO_A, VDDIO. Battery supply voltage is applied to following pins: VDD_BATT_PPA, VDD_BATT_PA, and VBATT_BUCK. ATWILC3000 [DATASHEET] 1 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 0 4.3 DC Electrical Characteristics Table 4-3 provides the DC characteristics for the ATWILC3000 digital pads. Table 4-3. VDDIO Condition DC Electrical Characteristics Characteristic Min. Max. Input Low Voltage VIL -0.30 0.60 Input High Voltage VIH VDDIO-0.60 VDDIO+0.30 VDDIOL Unit V Output Low Voltage VOL Output High Voltage VOH 0.45 VDDIO-0.50 Input Low Voltage VIL -0.30 0.63 Input High Voltage VIH VDDIO-0.60 VDDIO+0.30 VDDIOM V Output Low Voltage VOL Output High Voltage VOH 0.45 VDDIO-0.50 Input Low Voltage VIL -0.30 0.65 Input High Voltage VIH VDDIO-0.60 VDDIO+0.30 (up to 3.60) VDDIOH V Output Low Voltage VOL Output High Voltage VOH 0.45 VDDIO-0.50 All Output Loading 20 All Digital Input Load 6 VDDIOL Pad Drive Strength 1.7 2.4 VDDIOM Pad Drive Strength 3.4 6.5 VDDIOH Pad Drive Strength 10.6 13.5 pF mA ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 11 1 1 5 Clocking 5.1 Crystal Oscillator Table 5-1. Crystal Oscillator Parameters Parameter Crystal Resonant Frequency Min. Typ. Max. Unit 14 26 40 MHz 50 150 Ω Crystal Equivalent Series Resistance Stability – Initial Offset1 -100 100 Stability - Temperature and Aging -25 25 ppm Initial offset must be calibrated to maintain ±25ppm in all operating conditions. This calibration is performed during final production testing. The block diagram in Figure 5-1(a) shows how the internal Crystal Oscillator (XO) is connected to the external crystal. The XO has 5pF internal capacitance on each terminal XO_P and XO_N. To bypass the crystal oscillator with an external reference, an external signal capable of driving 5pF can be applied to the XO_N terminal as shown in Figure 5-1(b). Figure 5-1. XO Connections External Clock XO_N XO_P XO_N XO_P ATWILC3000 ATWILC3000 (a) (b) (a) Crystal Oscillator is used (b) Crystal Oscillator is bypassed Below are the electrical and performance requirements for the external clock. Table 5-2. Bypass Clock Specification Parameter Min. Max. Unit Comments Oscillation frequency 12 40 MHz Must be able to drive 5pF load @ desired frequency Voltage swing 0.5 1.2 Vpp Stability – Temperature and Aging -25 +25 ppm -130 dBc/Hz Phase Noise Jitter(RMS) 12 ATWILC3000 [DATASHEET] 1 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 2 <1psec Must be AC coupled At 10kHz offset Based on integrated phase noise spectrum from 1kHz to 1MHz 5.2 Low-Power Oscillator ATWILC3000 requires an external 32.768kHz clock to be used for sleep operation, which is provided through Pin 28 or Pin 41. The frequency accuracy of the external clock has to be within ±200ppm. 6 CPU and Memory Subsystems 6.1 Processor ATWILC3000 has a Cortus APS3 32-bit processor. This processor performs many of the MAC functions, including but not limited to association, authentication, power management, security key management, and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes. 6.2 Memory Subsystem The APS3 core uses a 256KB instruction/boot ROM (160KB for 802.11 and 96KB for Bluetooth) along with a 420KB instruction RAM (128KB for 802.11 and 292KB for Bluetooth), and a 128KB data RAM (64KB for 802.11 and 64KB for Bluetooth). In addition, the device uses a 160KB shared/exchange RAM (128KB for 802.11 and 32KB for Bluetooth), accessible by the processor and MAC, which allows the processor to perform various data management tasks on the TX and RX data packets. 6.3 Non-Volatile Memory (eFuse) ATWILC3000 has 768 bits of non-volatile eFuse memory that can be read by the CPU after device reset. This non-volatile one-time-programmable memory can be used to store customer-specific parameters, such as 802.11 MAC address, Bluetooth address, and various calibration information, such as TX power, crystal frequency offset, etc., as well as other software-specific configuration parameters. The eFuse is partitioned into six 128-bit banks. The bit map of the first and last banks is shown in Figure 6-1. The purpose of the first 80 bits in bank 0 and the first 56 bits in bank 5 is fixed, and the remaining bits are general-purpose software dependent bits, or reserved for future use. Since each bank and each bit can be programmed independently, this allows for several updates of the device parameters following the initial programming, e.g. updating 802.11 MAC address or Bluetooth address (this can be done by invalidating the last programmed bank and programming a new bank). Refer to ATWILC3000 Programming Guide for the eFuse programming instructions. ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 13 1 3 48 8 Bank 0 F MAC ADDR 8 G 1 15 Freq. Offset 7 Used 1 TX Gain Correc tion 1 Used 4 Reserved 3 Version Used 1 Invalid 1 eFuse Bit Map MAC ADDR Used Figure 6-1. 16 FO Bank 1 Bank 2 Bank 3 Bank 4 8 Bank 5 F 48 BT ADDR 7 Reserved 1 Version 1 Reserved BT ADDR Used BT ADDR Invalid 128 Bits 2 3 1 WLAN Subsystem The WLAN subsystem is composed of the Media Access Controller (MAC) and the Physical Layer (PHY). Sections 7.1 and 7.2 describe the MAC and PHY in detail. 7.1 MAC 7.1.1 Features The ATWILC3000 IEEE802.11 MAC supports the following functions: 14 IEEE 802.11b/g/n IEEE 802.11e WMM QoS EDCA/PCF multiple access categories traffic scheduling Advanced IEEE 802.11n features: – Transmission and reception of aggregated MPDUs (A-MPDU) – Transmission and reception of aggregated MSDUs (A-MSDU) – Immediate Block Acknowledgement – Reduced Interframe Spacing (RIFS) Support for IEEE802.11i and WFA security with key management – WEP 64/128 – WPA-TKIP – 128-bit WPA2 CCMP (AES) Support for WAPI security Advanced power management – Standard 802.11 Power Save Mode – Wi-Fi Alliance WMM-PS (U-APSD) RTS-CTS and CTS-self support ATWILC3000 [DATASHEET] 1 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 4 7.1.2 Supports either STA or AP mode in the infrastructure basic service set mode Supports independent basic service set (IBSS) Description The ATWILC3000 MAC is designed to operate at low power while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated data path engines, hardwired control logic, and a low-power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements. Dedicated data path engines are used to implement data path functions with heavy computational. For example, an FCS engine checks the CRC of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES, and WAPI security requirements. Control functions, which have real-time requirements are implemented using hardwired control logic modules. These logic modules offer real-time response while maintaining configurability via the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA/HCCA, Beacon TX control, interframe spacing, etc.), protocol timer module (responsible for the Network Access Vector, back-off timing, timing synchronization function, and slot management), MPDU handling module, aggregation/deaggregation module, block ACK controller (implements the protocol requirements for burst block communication), and TX/RX control FSMs (coordinate data movement between PHY-MAC interface, cipher engine, and the DMA interface to the TX/RX FIFOs). The MAC functions implemented solely in software on the microprocessor have the following characteristics: Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing. Functions with low computational load or without critical real-time requirements. Examples are authentication and association. Functions which need flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling. 7.2 PHY 7.2.1 Features The ATWILC3000 IEEE802.11 PHY supports the following functions: Single antenna 1x1 stream in 20MHz channels Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, and 11Mbps Supports IEEE 802.11g OFDM modulation: 6, 9, 12,18, 24, 36, 48, and 54Mbps Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, and 72.2Mbps IEEE 802.11n mixed mode operation Per packet TX power control Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 15 1 5 7.2.2 Description The ATWILC3000 WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11b/g/n in single stream mode with 20MHz bandwidth. Advanced algorithms have been employed to achieve maximum throughput in a real world communication environment with impairments and interference. The PHY implements all the required functions such as FFT, filtering, FEC (Viterbi decoder), frequency, and timing acquisition and tracking, channel estimation and equalization, carrier sensing and clear channel assessment, as well as the automatic gain control. 7.3 Radio 7.3.1 Receiver Performance Radio Performance under typical conditions: VBATT=3.6V; VDDIO=3.3V; Temp.: 25°C. Table 7-1. Receiver Performance Parameter Description Sensitivity 802.11g Sensitivity 802.11n (BW=20MHz) Maximum Receive Signal Level Adjacent Channel Rejection 16 Typ. 2,412 Frequency Sensitivity 802.11b Min. 1Mbps DSS -98.0 2Mbps DSS -95.0 5.5Mbps DSS -93.0 11Mbps DSS -89.0 6Mbps OFDM -90.6 9Mbps OFDM -89.0 12Mbps OFDM -87.9 18Mbps OFDM -86.0 24Mbps OFDM -83.0 36Mbps OFDM -79.8 48Mbps OFDM -76.0 54Mbps OFDM -74.3 MCS 0 -89.0 MCS 1 -86.9 MCS 2 -84.9 MCS 3 -82.4 MCS 4 -79.2 MCS 5 -75.0 MCS 6 -73.2 MCS 7 -71.2 1-11Mbps DSS -10 5 6-54Mbps OFDM -10 -3 MCS 0 – 7 -10 -3 1Mbps DSS (30MHz offset) 50 11Mbps DSS (25MHz offset) 43 6Mbps OFDM (25MHz offset) 40 54Mbps OFDM (25MHz offset) 25 ATWILC3000 [DATASHEET] 1 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 6 Max. Unit 2,484 MHz dBm dBm dBm dBm dBm dB Parameter 7.3.2 Description Min. Typ. MCS 0 – 20MHz BW (25MHz offset) 40 MCS 7 – 20MHz BW (25MHz offset) 20 Max. Unit Max. Unit 2,484 MHz Transmitter Performance Radio Performance under typical conditions: VBATT=3.6V; VDDIO=3.3V; Temp.: 25°C. Table 7-2. Transmitter Performance Parameter Description Frequency Typ. 2,412 Output Power 802.11b DSSS 1Mbps 201 802.11b DSSS 11Mbps 171 802.11g OFDM 6Mbps 161 dBm TX Power Accuracy ±1.52 dB Carrier Suppression 30.0 dBc Harmonic Output Power Notes: 8 Min. 1. 2. 3. 2nd -125 3rd -125 dBm/Hz Measured at 802.11 spec compliant EVM/Spectral Mask. Measured at RF Pin assuming 50Ω differential. RF performance guaranteed for Temp range -30 to 85°C. 1dB derating in performance at -40°C. Bluetooth Subsystem The Bluetooth subsystem implements all the mission critical real-time functions. It encodes/decodes HCI packets, constructs baseband data packages, and manages and monitors connection status, slot usage, data flow, routing, segmentation, and buffer control. The Bluetooth subsystem supports both conventional Bluetooth as well as Bluetooth Low Energy (BLE) modes of operation. The Bluetooth Subsystem performs Link Control Layer management supporting the following states: 8.1 Standby Connection Page and Page Scan Inquiry and Inquiry Scan Sniff Bluetooth 4.0 Features: Extended Inquiry Response (EIR) Encryption Pause/Resume (EPR) Sniff Sub-Rating (SSR) Secure Simple Pairing (SSP) Link Supervision Time Out (LSTO) Link Management Protocol (LMP) ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 17 1 7 8.2 Quality of Service (QOS) Bluetooth Low Energy (BLE) Supports BLE profiles allowing connection to advanced low energy application such as: 18 Smart Energy Consumer Wellness Home Automation Security Proximity Detection Entertainment Sports and Fitness Automotive ATWILC3000 [DATASHEET] 1 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 8 8.3 Bluetooth Radio 8.3.1 Receiver Performance Radio Performance under typical conditions: VBATT=3.6V; VDDIO=3.3V; Temp.: 25°C. Table 8-1. ATWILC3000 Bluetooth Receiver Performance Parameter Description Frequency Min. 2,402 Sensitivity Ideal TX GFSK (0.1% BER) 1Mbps -93.0 π/4 DQPSK (0.1% BER) 2Mbps -95.6 8DPSK (0.1% BER) 3Mbps -90.0 Max. Unit 2,480 MHz dBm BLE (GFSK) Maximum Receive Signal Level 8.3.2 Typ. -96 GFSK -10 0 π/4 DQPSK -10 -5 8DPSK -10 -5 dBm Transmitter Performance Radio Performance under typical conditions: VBATT=3.6V; VDDIO=3.3V; Temp.: 25°C. Table 8-2. ATWILC3000 Bluetooth Transmitter Performance Parameter Description Frequency Min. Typ. 2,402 Max. Unit 2,480 MHz GFSK -32 10.0 121 π/4 DQPSK -32 10.0 121 8DPSK -32 10.0 121 BLE (GFSK) -32 10.0 121 Output Power dBm Maximum output power is +20dBm but spurious emission spec is not guaranteed. ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 19 1 9 9 External Interfaces ATWILC3000 external interfaces include: SPI Slave, SDIO Slave, and UART for 802.11 control and data transfer; UART for Bluetooth control and data transfer, and audio; PCM for Bluetooth audio; I2C Slave for control; SPI Master for external Flash; I2C Master for external EEPROM, and General Purpose Input / Output (GPIO) pins. With the exception of the SPI Slave and SDIO Slave host interfaces, which are selected using the dedicated SDIO_SPI_CFG pin, the other interfaces can be assigned to various pins by programming the corresponding pin muxing control register for each pin to a specific value between 0 and 6.The default values of these registers are 0, which is GPIO mode. Each digital I/O pin also has a programmable pull-up or pulldown. The summary of the available interfaces and their corresponding pin MUX settings is shown in Table 91. For specific programming instructions refer to ATWILC3000 Programming Guide. Table 9-1. Pin-MUX Matrix of External Interfaces Pin Name 9.1 Pin # Pull MUX0 MUX1 MUX2 MUX3 MUX4 MUX5 MUX6 GPIO16 14 Up GPIO_16 O_BT_UART1_TXD GPIO15 15 Up GPIO_15 I_BT_UART1_RXD GPIO14 16 Up GPIO_14 O_BT_UART1_RTS IO_I2C_SDA I_WAKEUP GPIO13 17 Up GPIO_13 I_BT_UART1_CTS IO_I2C_SCL O_WIFI_UART_TXD I_WAKEUP GPIO3 20 Up GPIO_3 O_SPI_SCK_FLASH O_BT_UART2_TXD GPIO4 21 Up GPIO_4 O_SPI_SSN_FLASH I_BT_UART2_RXD GPIO5 22 Up GPIO_5 O_SPI_TXD_FLASH O_WIFI_UART_TXD GPIO6 23 Up GPIO_6 I_SPI_RXD_FLASH I_WIFI_UART_RXD RTC_CLK 28 Up GPIO_1 I_RTC_CLK I_WIFI_UART_RXD O_WIFI_UART_TXD I_BT_UART1_CTS SD_CLK 29 Up GPIO_8 I_SD_CLK I_WIFI_UART_RXD I_BT_UART1_CTS SD_CMD/SPI_SCK 30 Up IO_SD_CMD IO_SPI_SCK SD_DAT0/SPI_TXD 31 Up IO_SD_DAT0 O_SPI_TXD SD_DAT1/SPI_SSN 32 Up IO_SD_DAT1 IO_SPI_SSN SD_DAT2/SPI_RXD 34 Up IO_SD_DAT2 I_SPI_RXD SD_DAT3 35 Up GPIO_7 GPIO17 36 Down GPIO_17 IO_BT_PCM_CLK I_WAKEUP GPIO18 37 Down GPIO_18 IO_BT_PCM_SYNC I_WAKEUP GPIO19 38 Down GPIO_19 I_BT_PCM_D_IN I_WAKEUP GPIO20 39 Down GPIO_20 O_BT_PCM_D_OUT IRQN 40 Up GPIO_2 GPIO21 41 Up HOST_WAKEUP 42 Up IO_SD_DAT3 O_IRQN I_WAKEUP I_WAKEUP O_WIFI_UART_TXD O_BT_UART1_RTS I_WAKEUP I_WIFI_UART_RXD O_BT_UART1_RTS GPIO_21 I_RTC_CLK I_WIFI_UART_RXD O_WIFI_UART_TXD O_BT_UART1_RTS GPIO_0 O_WIFI_UART_TXD I_WAKEUP IO_I2C_MASTER_SCL IO_I2C_MASTER_SDA I2C Slave Interface The I2C Slave interface, used primarily for control by the host processor, is a two-wire serial interface consisting of a serial data line (SDA) on Pin 16 (GPIO14) and a serial clock line (SCL) on Pin 17 (GPIO13). I2C Slave responds to the seven bit address value 0x60. The ATWILC3000 I2C supports I2C bus Version 2.1 2000 and can operate in standard mode (with data rates up to 100Kb/s) and fast mode (with data rates up to 400Kb/s). The I2C Slave is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400pF. Data is transmitted in byte packages. For specific information, refer to the Philips Specification entitled “The I2C -Bus Specification, Version 2.1”. 20 ATWILC3000 [DATASHEET] 2 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 0 Figure 9-2. I2C Slave Timing Diagram tPR tSUDAT tHDDAT tBUF tSUSTO SDA tHL tLH tLH tWL SCL tHDSTA tHL tWH tPR tPR fSCL Table 9-2. tSUSTA I2C Slave Timing Parameters Parameter Symbol Min. Max. Unit SCL Clock Frequency fSCL 0 400 kHz SCL Low Pulse Width tWL 1.3 SCL High Pulse Width tWH 0.6 SCL, SDA Fall Time tHL 300 SCL, SDA Rise Time tLH 300 START Setup Time tSUSTA 0.6 START Hold Time tHDSTA 0.6 SDA Setup Time tSUDAT 100 SDA Hold Time tHDDAT 0 40 STOP Setup time tSUSTO 0.6 Bus Free Time Between STOP and START tBUF 1.3 Glitch Pulse Reject tPR 0 Remarks µs ns This is dictated by external components µs 9.2 ns Slave and Master Default Master Programming Option µs 50 ns I2C Master Interface ATWILC3000 provides an I2C bus master, which is intended primarily for accessing an external EEPROM memory through a software-defined protocol. The I2C Master is a two-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA can be configured on pin 42 (HOST_WAKEUP), and SCL can be configured on pin 41 (GPIO21). The I2C Master interface supports three speeds: Standard mode (100kb/s) Fast mode (400kb/s) High-speed mode (3.4Mb/s) The timing diagram of the I2C Master interface is the same as that of the I2C Slave interface (see Section 9.3). The timing parameters of I2C Master are shown in Table 9-3. ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 21 2 1 Table 9-3. I2C Master Timing Parameters Standard Mode Parameter Fast Mode High-Speed Mode Symbol Unit Min. Max. Min. Max. Min. Max. 100 0 400 0 3400 SCL Clock Frequency fSCL 0 SCL Low Pulse Width tWL 4.7 1.3 0.16 SCL High Pulse Width tWH 4 0.6 0.06 SCL Fall Time tHLSCL 300 300 10 40 SDA Fall Time tHLSDA 300 300 10 80 SCL Rise Time tLHSCL 1000 300 10 40 SDA Rise Time tLHSDA 1000 300 10 80 START Setup Time tSUSTA 4.7 0.6 0.16 START Hold Time tHDSTA 4 0.6 0.16 SDA Setup Time tSUDAT 250 100 10 SDA Hold Time tHDDAT 5 40 0 STOP Setup time tSUSTO 4 0.6 0.16 Bus Free Time Between STOP and START tBUF 4.7 1.3 Glitch Pulse Reject tPR kHz µs ns µs ns 9.3 0 70 µs 50 SPI Slave Interface ATWILC3000 provides a Serial Peripheral Interface (SPI) that operates as a SPI slave. The SPI Slave interface can be used for control and for serial I/O of 802.11 data. The SPI Slave pins are mapped as shown in Table 94. The RXD pin is same as Master Output, Slave Input (MOSI), and the TXD pin is same as Master Input, Slave Output (MISO). The SPI Slave is a full-duplex slave-synchronous serial interface that is available immediately following reset when Pin 12 (SDIO_SPI_CFG) is tied to VDDIO. Table 9-4. SPI Slave Interface Pin Mapping Pin # SPI Function 12 CFG: Must be tied to VDDIO 32 SSN: Active Low Slave Select 30 SCK: Serial Clock 34 RXD: Serial Data Receive (MOSI) 31 TXD: Serial Data Transmit (MISO) When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the serial master receive line. The SPI Slave interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers. For the details of the SPI protocol and more specific instructions refer to ATWILC3000 Programming Guide. 22 ATWILC3000 [DATASHEET] 2 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 2 The SPI Slave interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in Table 9-5. The red lines in diagram correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1. Table 9-5. SPI Slave Modes Mode CPOL CPHA 0 0 0 1 0 1 2 1 0 3 1 1 Figure 9-3. SPI Slave Clock Polarity and Clock Phase Timing CPOL = 0 SCK CPOL = 1 SSN CPHA = 0 RXD/TXD (MOSI/MISO) CPHA = 1 z 1 z 2 1 3 2 4 3 5 4 6 5 7 6 8 7 z 8 z The SPI Slave timing is provided in Figure 9-4. ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 23 2 3 9.4 Figure 9-4. SPI Slave Timing Diagram Table 9-6. SPI Slave Timing Parameters Parameter Symbol Min. Max. Unit Clock Input Frequency fSCK 48 MHz Clock Low Pulse Width tWL 5 Clock High Pulse Width tWH 5 Clock Rise Time tLH 5 Clock Fall Time tHL 5 Input Setup Time tISU 5 Input Hold Time tIHD 5 Output Delay tODLY 0 Slave Select Setup Time tSUSSN 5 Slave Select Hold Time tHDSSN 5 ns 20 SPI Master Interface ATWILC3000 provides a SPI Master interface for accessing external Flash memory. The SPI Master pins are mapped as shown in Table 9-7. The TXD pin is same as Master Output, Slave Input (MOSI), and the RXD pin is same as Master Input, Slave Output (MISO). The SPI Master interface supports all four standard modes of clock polarity and clock phase shown below. External SPI Flash memory is accessed by a processor programming commands to the SPI Master interface, which in turn initiates a SPI master access to the Flash. For more specific instructions refer to ATWILC3000 Programming Guide. 24 ATWILC3000 [DATASHEET] 2 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 4 Table 9-7. SPI Master Interface Pin Mapping Pin # Pin Name SPI Function 20 GPIO3 SCK: Serial Clock Output 21 GPIO4 SCK: Active Low Slave Select Output 22 GPIO5 TXD: Serial Data Transmit Output (MOSI) 23 GPIO6 RXD: Serial Data Receive Input (MISO) The SPI Master timing is provided in Figure 9-5 and Table 9-8. Figure 9-5. SPI Master Timing Diagram fSCK tLH tWH tWL SCK tHL SSN, TXD tODLY tISU tIHD RXD Table 9-8. 9.5 SPI Master Timing Parameters Parameter Symbol Min. Max. Unit Clock Output Frequency fSCK 48 MHz Clock Low Pulse Width tWL 5 Clock High Pulse Width tWH 5 Clock Rise Time tLH 5 Clock Fall Time tHL 5 Input Setup Time tISU 5 Input Hold Time tIHD 5 Output Delay tODLY 0 ns 5 SDIO Slave Interface The ATWILC3000 SDIO Slave is a full speed interface. The interface supports the 1-bit/4-bit SD transfer mode at the clock range of 0-50MHz. The Host can use this interface to read and write from any register within the chip as well as configure the ATWILC3000 for data DMA. To use this interface, pin 12 (SDIO_SPI_CFG) must be grounded. The SDIO Slave pins are mapped as shown in Table 9-9. ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 25 2 5 Table 9-9. SDIO Interface Pin Mapping Pin # SPI Function 12 CFG: Must be tied to ground 35 DAT3: Data 3 34 DAT2: Data 2 32 DAT1: Data 1 31 DAT0: Data 0 30 CMD: Command 29 CLK: Clock When the SDIO card is inserted into an SDIO aware host, the detection of the card will be via the means described in SDIO specification. During the normal initialization and interrogation of the card by the host, the card will identify itself as an SDIO device. The host software will obtain the card information in a tuple (linked list) format and determine if that card’s I/O function(s) are acceptable to activate. If the card is acceptable, it will be allowed to power up fully and start the I/O function(s) built into it. The SD memory card communication is based on an advanced 9-pin interface (Clock, Command, and four data and three power lines) designed to operate at maximum operating frequency of 50MHz. The SDIO Slave interface has the following features: Meets SDIO card specification version 2.0 Host clock rate variable between 0 and 50MHz 1 bit/4-bit SD bus modes supported Allows card to interrupt host Responds to Direct read/write (IO52) and Extended read/write (IO53) transactions Supports Suspend/Resume operation The SDIO Slave interface timing is provided in Figure 9-6 and Table 9-10. Figure 9-6. SDIO Slave Timing Diagram fpp tWL SD_CLK tHL tWH tLH tISU tIH Inputs tODLY(MAX) Outputs 26 ATWILC3000 [DATASHEET] 2 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 6 tODLY(MIN) Table 9-10. 9.6 SDIO Slave Timing Parameters Parameter Symbol Min. Max. Unit Clock Input Frequency fPP 0 50 MHz Clock Low Pulse Width tWL 10 Clock High Pulse Width tWH 10 Clock Rise Time tLH 10 Clock Fall Time tHL 10 Input Setup Time tISU 5 Input Hold Time tIH 5 Output Delay tODLY 0 ns 14 UART ATWILC3000 provides Universal Asynchronous Receiver/Transmitter (UART) interfaces for serial communication. The Bluetooth subsystem has two UART interfaces: a 4-pin interface for control, data transfer, and audio (BT UART1), and a 2-pin interface for debugging (BT UART2). The 802.11 subsystem has one 2-pin UART interface (Wi-Fi UART), which can be used for control, data transfer, or debugging. The UART interfaces are compatible with the RS-232 standard, where ATWILC3000 operates as Data Terminal Equipment (DTE). The 2-pin UART has the receive and transmit pins (RXD and TXD), and the 4-pin UART has two additional pins used for flow control/handshaking: Request To Send (RTS) and Clear To Send (CTS). The pins associated with each UART interfaces can be enabled on several alternative pins by programming their corresponding pin MUX control registers (see below for available options). The UART features programmable baud rate generation with fractional clock division, which allows transmission and reception at a wide variety of standard and non-standard baud rates. The Bluetooth UART input clock is selectable between 104MHz, 52MHz, 26MHz, and 13MHz. The clock divider value is programmable as 13 integer bits and three fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum supported baud rate of 10MHz / 8.0 = 13MBd. The 802.11 UART input clock is selectable between 10MHz, 5MHz, 2.5MHz, and 1.25MHz. The clock divider value is programmable as 13 integer bits and three fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum supported baud rate of 10MHz / 8.0 = 1.25MBd. The UART can be configured for seven or eight bit operation, with or without parity, with four different parity types (odd, even, mark, or space), and with one or two stop bits. It also has RX and TX FIFOs, which ensure reliable high speed reception and low software overhead transmission. FIFO size is 4x8 for both RX and TX direction. The UART also has status registers showing the number of received characters available in the FIFO and various error conditions, as well the ability to generate interrupts based on these status bits. An example of UART receiving or transmitting a single packet is shown in Figure 9-7. This example shows 7-bit data (0x45), odd parity, and two stop bits. For more specific instructions, refer to ATWILC3000 Programming Guide. Figure 9-7. Example of UART RX or TX Packet ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 27 2 7 9.7 PCM Interface ATWILC3000 provides a PCM/IOM interface for Bluetooth audio. This interface is compatible with industry standard PCM and IOM2 compliant devices, such as audio codecs, line interfaces, TDM switches, and others. The PCM audio interface supports both master and slave modes, full duplex operation, mono, and stereo. The interface operates at 8kHz frame rate and supports bit rates up to 512 bits/frame (4.096Mbps). The PCM interface pins are mapped as shown in Table 9-11. Table 9-11. 9.8 ATWILC3000 PCM Interface Pin Mapping Pin # PCM Function 36 CLK: Bi-directional clock input/output 37 SYNC: Bi-directional Frame sync (mono) or Left-Right Channel identifier (stereo) 38 D_IN: Serial data input 39 D_OUT: Serial data output GPIOs 18 General Purpose Input/Output (GPIO) pins, labeled GPIO 0-8 and 13-21, are available to allow for application specific functions. Each GPIO pin can be programmed as an input (the value of the pin can be read by the host or internal processor) or as an output (the output values can be programmed by the host or internal processor), where the default mode after power-up is input. GPIOs 7 and 8 are only available when the host does not use the SDIO interface, which shares two of its pins with these GPIOs. Therefore, for SDIO-based applications, 16 GPIOs (0-6 and 13-21) are available. For more specific usage instructions refer to ATWILC3000 Programming Guide. 28 ATWILC3000 [DATASHEET] 2 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 8 10 Power Management 10.1 Power Architecture ATWILC3000 uses an innovative power architecture to eliminate the need for external regulators and reduce the number of off-chip components. This architecture is shown in Figure 10-1. The Power Management Unit (PMU) has a DC/DC Converter that converts VBATT to the core supply used by the digital and RF/AMS blocks. In Table 10-1 the typical values for the digital and RF/AMS core voltages are shown. The PA and eFuse are supplied by dedicated LDOs, and the VCO is supplied by a separate LDO structure. Figure 10-1. Power Architecture RF/AMS VDDIO VDD_VCO VDDIO_A 1.2V LDO1 LDO2 VDD_BATT VBATT PA 1.0V ~ SX VDD_AMS, VDD_RF, VDD_SXDIG EFuse LDO RF/AMS Core 2.5V Digital VDDC VDDIO RF/AMS Core Voltage EFuse Digital Core Pads dcdc_ena PMU Digital Core Voltage Sleep Osc CHIP_EN ena Sleep LDO Dig Core LDO ena VREG_BUCK ena VBATT_BUCK DC/DC Converter Vin Table 10-1. VSW Vout Off-Chip LC PMU Output Voltages Parameter Typical RF/AMS Core Voltage (VREG_BUCK) 1.3V Digital Core Voltage (VDDC) 1.1V ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 29 2 9 The power connections shown provide a conceptual framework for understanding the ATWILC3000 power architecture. Refer to the reference design for an example of power supply connections, including proper isolation of the supplies used by the digital and RF/AMS blocks. 10.2 Power Consumption 10.2.1 Description of Device States ATWILC3000 has several devices states: ON_WiFi_Transmit ON_WiFi_Receive ON_BT_Transmit ON_BT_Receive ON_Doze Power_Down – Device is actively transmitting an 802.11 signal – Device is actively receiving an 802.11 signal – Device is actively transmitting a Bluetooth signal – Device is actively receiving a Bluetooth signal – Device is on but is neither transmitting nor receiving – Device core supply off (Leakage) The following pins are used to switch between the ON and Power_Down states: CHIP_EN – Device pin (pin #27) used to enable DC/DC Converter VDDIO – I/O supply voltage from external supply In the ON states, VDDIO is on and CHIP_EN is high (at VDDIO voltage level). To switch between the ON states and Power_Down state CHIP_EN has to change between high and low (GND) voltage. When VDDIO is off and CHIP_EN is low, the chip is powered off with no leakage (also see Section 10.2.3). 10.2.2 Current Consumption in Various Device States Table 10-2. Current Consumption Device State Code Rate Output Power, dBm Power Consumption1,2 IVBATT IVDDIO 802.11b 1Mbps 19.2 325 mA 2.7 mA 802.11b 11Mbps 20.1 322 mA 2.7 mA 802.11g 6Mbps 17.8 318 mA 2.7 mA 802.11g 54Mbps 16.2 280 mA 2.7 mA 802.11n MCS 0 19.5 321 mA 2.7 mA 802.11n MCS 7 15.3 276 mA 2.7 mA 802.11b 1Mbps N/A 83.7 mA 2.5 mA 802.11b 11Mbps N/A 84.9 mA 2.5 mA 802.11g 6Mbps N/A 85.8 mA 2.5 mA 802.11g 54Mbps N/A 90.1 mA 2.5 mA 802.11n MCS 0 N/A 86 mA 2.5 mA 802.11n MCS 7 N/A 91.8 mA 2.5 mA BLE 4.0 1Mbps 8 105 mA <2.5 mA ON_WiFi_Transmit ON_WiFi_Receive ON_BT_Transmit 30 ATWILC3000 [DATASHEET] 3 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 0 Device State Power Consumption1,2 Output Power, dBm Code Rate IVBATT IVDDIO ON_BT_Receive BLE 4.0 1Mbps N/A <45mA <2.5mA Doze N/A N/A <0.65mA <7µA Power_Down N/A N/A <0.5µA <0.2µA 2. Conditions: VBATT @3.6v, VDDIO @2.8V, 25°C Power consumption numbers are preliminary 10.2.3 Restrictions for Power States When no power supplied to the device, i.e., the DC/DC Converter output and VDDIO are both off (at ground potential). In this case, a voltage cannot be applied to the device pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when voltage higher than one diode-drop is supplied to the pin. If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the SLEEP or Power_Down state must be used. Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin. 10.3 Power-Up/Down Sequence The power-up/down sequence for ATWILC3000 is shown in Figure 10-2. The timing parameters are provided in Table 10-3. Figure 10-2. Power Up/Down Sequence VBATT tA t A' VDDIO tB t B' CHIP_EN tC t C' RESETN XO Clock Table 10-3. Parameter tA Power-Up/Down Sequence Timing Min. 0 Max. Unit ms Description Notes VBATT rise to VDDIO rise VBATT and VDDIO can rise simultaneously or can be tied together. VDDIO must not rise before VBATT. ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 31 3 1 Parameter Min. tB 10.4 Max. Unit 0 Description Notes VDDIO rise to CHIP_EN rise CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low, not left floating. tC 5 CHIP_EN rise to RESETN rise This delay is needed because XO clock must stabilize before RESETN removal. RESETN must be driven high or low, not left floating. tA’ 0 VDDIO fall to VBATT fall VBATT and VDDIO can fall simultaneously or can be tied together. VBATT must not fall before VDDIO. tB’ 0 CHIP_EN fall to VDDIO fall VDDIO must not fall before CHIP_EN. CHIP_EN and RESETN can fall simultaneously. tC’ 0 RESETN fall to VDDIO fall VDDIO must not fall before RESETN. RESETN and CHIP_EN can fall simultaneously. Digital I/O Pin Behavior during Power-Up Sequences Table 10-4 represents digital I/O Pin states corresponding to device power modes. Table 10-4. Digital I/O Pin Behavior in Different Device States Device State VDDIO CHIP_EN RESETN Output Driver Input Driver Pull Up/Down Resistor (96kΩ) Power_Down: core supply off High Low Low Disabled (Hi-Z) Disabled Disabled Power-On Reset: core supply on, hard reset on High High Low Disabled (Hi-Z) Disabled Enabled Power-On Default: core supply on, device out of reset but not programmed yet High High High Disabled (Hi-Z) Enabled Enabled High Programmed by firmware for each pin: Enabled or Disabled Opposite of Output Driver state Programmed by firmware for each pin: Enabled or Disabled On_Doze/ On_Transmit/ On_Receive: core supply on, device programmed by firmware 32 High High ATWILC3000 [DATASHEET] 3 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 2 11 Reference Design The ATWILC3000 reference design schematic is shown in Figure 11-1. Figure 11-1. ATWILC3000 Reference Schematic ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 33 3 3 12 Reference Design Guidelines 34 RFIOP and RFION pins must be AC coupled It is recommended that the balun is located right next to the pins – if this is not possible, RFIOP and RFION should be routed as 50Ω differential pair to the balun ATWILC3000 provides programmable pull-up resistors on various pins (see Table 3-1). The purpose of these resistors is to keep any unused input pins from floating which can cause excess current to flow through the input buffer from the VDDIO supply. Any unused pin on the device should leave these pullup resistors enabled so the pin will not float The default state at power up is for the pull-up resistor to be enabled. However, any pin which is used should have the pull-up resistor disabled. The reason for this is that if any pins are driven to a low level while the device is in the low power sleep state, current will flow from the VDDIO supply through the pullup resistors, increasing the current consumption of the module. Since the value of the pull-up resistor is approximately 100kΩ, the current through any pull-up resistor that is being driven low will be VDDIO/100K. For VDDIO = 3.3V, the current would be approximately 33µA. Pins which are used and have had the programmable pull-up resistor disabled should always be actively driven to either a high or low level and not be allowed to float If SDIO interface is used, each SDIO pin should use a 70Ω resistor in series for RF noise filtering Refer to ATWILC3000 Programming Guide for information on enabling/disabling the programmable pullup resistors ATWILC3000 [DATASHEET] 3 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 4 13 Reference Documentation and Support Atmel offers a set of collateral documentation to ease integration and device ramp. The following list of documents available on Atmel web or integrated into development tools. To enable fast development contact your local FAE or visit the http://www.atmel.com/. Title Content Datasheet This document Design Files Package User Guide, Schematic, PCB layout, Gerber, BOM, and System notes on: RF/Radio Full Test Report, radiation pattern, design guidelines, temperature performance, ESD. Platform Getting Started Guide How to use package: Out of the Box starting guide, HW limitations and notes, SW Quick start guidelines. HW Design Guide Best practices and recommendations to design a board with the product, including: Antenna Design for Wi-Fi (layout recommendations, types of antennas, impedance matching, using a power amplifier etc.), SPI/UART protocol between Wi-Fi SoC and the Host MCU. SW Design Guide Integration guide with clear description of: High level Arch, overview on how to write a networking application, list all API, parameters and structures. Features of the device, SPI/handshake protocol between device and host MCU, with flow/sequence/state diagram, timing. SW Programmer Guide Explain in details the flow chart and how to use each API to implement all generic use cases (e.g. start AP, start STA, provisioning, UDP, TCP, http, TLS, p2p, errors management, connection/transfer recovery mechanism/state diagram) - usage and sample application note. For a complete listing of development-support tools and documentation, visit http://www.atmel.com/, or contact the nearest Atmel field representative. ATWILC3000 [DATASHEET] Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 35 3 5 14 Revision History Doc Rev. 36 Date Comments 42390C 07/2015 1. Modified sections 10.2.1 and 10.2.2 to add new current consumption numbers, update state names, and correct some typos 2. Fixed typos for SPI Slave interface timing in Table 9-6 3. Fixed typos for battery supply name: changed from VBAT to VBATT 4. Corrected PMU output voltages in Table 10-1 5. Updated reference schematic drawing in section 11 6. Added comment regarding resistors on SDIO pins in section 12 7. Updated power architecture drawing in section 10.1 8. Added pad drive strength in Table 4-3 and removed the note under Table 3-1 9. Updated operating temperature in the feature list 10. Corrected current in Power_Down state in Table 10-2 11. Miscellaneous minor formatting and content corrections 42390B 03/2015 DS update new Atmel format. 42390A 01/2015 Initial document release. ATWILC3000 [DATASHEET] 3 Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 6 Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 436.4200 │ www.atmel.com © 2015 Atmel Corporation. / Rev.: Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015. Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others. DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LI MITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accurac y or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not int ended, authorized, or warranted for use as components in applications intended to support or sustain life. SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death (“Sa fety-Critical Applications”) without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation o f nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically desi gnated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade. Atmel-42390C-ATWILC3000-MUT-SmartConnect-Datasheet_07/2015 ATWILC3000 [DATASHEET] 37 3 7