TOSHIBA TB62206FG

TB62206FG
TOSHIBA BiCD Processor IC Silicon Monolithic
TB62206FG
BiCD PWM 2−Phase Bipolar Stepping Motor Driver
The TB62206FG is designed to drive a 2−phase bipolar
setpping motor. With BiCD process technology, this device
enables output withstand voltage of 40 V and maximum current
of 1.8 A to be achieved.
Features
•
Bipolar stepping motor driver IC
•
Internal PWM current control
•
2−phase/1−2 phase excitation is available
•
Monolithic BiCD IC
Weight: 0.79 g (typ.)
DMOS FET used for output power transistor
•
High voltage output and High current: 40 V/1.8 A (max)
•
On−chip thermal shutdown circuit, overcurrent protection circuit and power−on reset circuit (POR)
•
Package: HSOP20−P−450−1.00
Pin Assignment
CR 1
VDD
20 TORQUE
OUT B
Vref A
ENABLE B
Vref B
ENABLE A
RS B
FIN (GND)
RS A
OUT B
FIN (GND)
OUT A
VM
PHASE B
Ccp C
PHASE A
Ccp B
OUT A
Ccp A 10
11 STANDBY
1
2005-03-02
TB62206FG
Block Diagram
STANDBY
ENABLE A
VDD
Input logic
ENABLE B
PHASE A
Chopper OSC
PHASE B
CR
OCS
TORQUE
Vref
CR-CLK
Converter
Current Level Set
Torque Control
Current Feedback (×2)
RS
VM
VRS
VM
Ccp C
Ccp B
Ccp A
Output Control
(Mixed Decay Control)
RS COMP
STANDBY
Charge
Pump
Unit
ISD
Output
(H-Bridge)
×2
ENABLE
VM
TSD
VDDR/VMR
Protect
VDD
Protection Unit
Stepping
motor
2
2005-03-02
TB62206FG
Function Table－Output
X:
Phase
Enable
OUT (+)
OUT (－)
X
L
OFF
OFF
H
H
H
L
L
H
L
H
Don't care
Others
Pin Name
H
L
Notes
ENABLE X
Output
Output OFF
PHASE X
OUT X: H
OUT X : H
In high level, current flows OUT X → OUT X
STANDBY
Motor operation enable
All functions of the
IC stopped
When STANDBY = L, output stopped while
charge pomp stopped.
TORQUE
100%
71%
Output is OFF regardless of its phase’s
state.
High-level
Protection Function
(1)
Thermal shutdown circuit
While Tj = 150°C, all outputs are OFF. To turn-on, change the state of the STANDBY pin in the
order of H, L, H.
It has temperature hysteresis to prevent the output from oscillating. (∆T = 35°C)
(2)
POR (Power-On Reset Circuit: VM and VDD power supply monitor circuit)
Output is forcibly turned off until VM and VDD reach their specified levels.
(3)
ISD
Output is forcibly turned off when current higher than the specified level flows in the output block.
To turn-on, change the state of the STANDBY pin in the order of H, L, H.
3
2005-03-02
TB62206FG
Timing Chart
(1) Full Step
H
PHASE A
L
H
PHASE B
L
H
ENABLE A
L
H
ENABLE B
L
100%
IO (A)
−100%
100%
IO (B)
−100%
(2) Half Step
H
PHASE A
L
H
PHASE B
L
H
ENABLE A
L
H
ENABLE B
L
100%
IO (A)
0%
−100%
100%
IO (B)
0%
−100%
4
2005-03-02
TB62206FG
Maximum Ratings (Ta = 25°C)
Characteristics
Symbol
Rating
Unit
Logic supply voltage
VDD
7
V
Motor supply voltage
VM
40
V
Output current
IOUT
1.8
A/phase
Current detect pin voltage
VRS
VM ± 4.5 V
V
Charge pump pin maximum voltage
(CCP1 pin)
VH
VM + 7.0
V
Logic input voltage
VIN
to VDD + 0.4
V
Power dissipation
(Note 1)
(Note 2)
(Note 3)
(Note 4)
1.4
PD
W
3.2
Operating temperature
Topr
−40 to 85
Storage temperature
Tstg
−55 to 150
°C
Junction temperature
Tj
150
°C
°C
Note 1: Perform thermal calculations for the maximum current value under normal conditions. Use the IC at 1.5 A or
less per phase.
The current value maybe controled according to the ambient temperature or board conditions.
Note 2: Input 7 V or less as VIN
Note 3: Measured for the IC only. (Ta = 25°C)
Note 4: Measured when mounted on the board. (Ta = 25°C)
Ta: IC ambient temperature
Topr: IC ambient temperature when starting operation
Tj: IC chip temperature during operation Tj (max) is controlled by TSD (thermal shut down circuit)
Recommended Operating Conditions (Ta = 0 to 85°C, (Note 5))
Characteristics
Symbol
Test Condition
Min
Typ.
Max
Unit
Power supply voltage
VDD
⎯
4.5
5.0
5.5
V
Motor supply voltage
VM
VDD = 5.0 V, Ccp1 = 0.22 µF,
Ccp2 = 0.02 µF
13
24
35
V
Ta = 25°C, per phase
⎯
1.2
1.5
A
GND
⎯
VDD
V
⎯
1.0
150
KHz
Output current
Logic input voltage
Phase signal input frequency
IOUT (1)
⎯
VIN
fPHASE
VDD = 5.0 V
Chopping frequency
fchop
VDD = 5.0 V
Vref reference voltage
Vref
VM = 24 V, Torque = 100%
Current detect pin voltage
VRS
VDD = 5.0 V
50
100
150
KHz
GND
3.0
4.0
V
0
±1.0
±4.5
V
Note 5: Because the maximum value of Tj is 120°C, recommended maximum current usage is below 120°C.
5
2005-03-02
TB62206FG
Electrical Characteristics 1 (unless otherwise specified, Ta = 25°C, VDD = 5 V, VM = 24 V)
Characteristics
Symbol
Test
Circuit
Min
Typ.
Max
2.0
VDD
VDD
+ 0.4
GND
− 0.4
GND
0.8
Data input pins
200
400
700
Data input pins with resistor
35
50
75
⎯
⎯
1.0
⎯
⎯
1.0
VDD = 5 V, all inputs connected
to ground, Logic, output all off
1.0
2.0
3.0
IDD2
Output OPEN, fPHASE = 1.0 kHz
LOGIC ACTIVE, VDD = 5 V,
ChargePump = charged
1.0
2.5
3.5
IM1
Output OPEN, all inputs
connected to ground, Logic,
output all off, ChargePump =
no operation
1.0
2.0
3.0
IM2
OUT OPEN, fPHASE = 1 kHz
LOGIC ACTIVE, VDD = 5 V,
VM = 24 V, Output off,
ChargePump = charged
2.0
4.0
5.0
OUT OPEN, fPHASE = 4 kHz
LOGIC ACTIVE, 100 kHz
chopping (emulation), Output
OPEN,
ChargePump = charged
⎯
10
13
HIGH
VIN (H)
LOW
VIN (L)
Input voltage
DC
Input hysteresis voltage
VIN (HIS)
DC
IIN (H)
Input current
IIN (H)
DC
IIN (L)
IDD1
Power dissipation (VDD pin)
DC
Power dissipation (VM pin)
DC
IM3
Test Condition
Data input pins
Data input pins without resistor
Unit
V
mV
µA
mA
mA
Output standby current
Upper
DC
DC
VRS = VM = 24 V, VOUT = 0 V,
STANDBY = H, PHASE = H
−200
−150
⎯
µA
Output bias current
Upper
IOB
DC
VOUT = 0 V, STANDBY = H
−100
−50
⎯
µA
DC
VRS = VM = CcpA = VOUT = 24
V, LOGIC IN = ALL = L
⎯
1.0
1.0
µA
Vref = 3.0 V, Vref (Gain) = 1/5.0
TORQUE = (H) = 100% set
⎯
100
⎯
Vref = 3.0 V, Vref (Gain) = 1/5.0
TORQUE = (L) = 71% set
66
71
76
Output leakage current
Comparator reference
voltage ratio
Lower
IOL
HIGH
(reference)
VRS (H)
LOW
VRS (L)
DC
%
Output current differential
∆IOUT1
DC
Differences between output
current channels
−5
⎯
5
%
Output current setting differential
∆IOUT2
DC
IOUT = 1000 mA
−5
⎯
5
%
IRS
DC
VRS = 24 V, VM = 24 V
STANDBY = L
⎯
1
2
µA
RON (D-S) 1
IOUT = 1.0 A, VDD = 5.0 V
Tj = 25°C, Drain-Source
⎯
0.5
0.6
RON (S-D) 1
IOUT = 1.0 A, VDD = 5.0 V
Tj = 25°C, Source-Drain
⎯
0.5
0.6
RON (D-S) 2
IOUT = 1.0 A, VDD = 5.0 V
Tj = 105°C, Drain-Source
⎯
0.6
0.75
RON (S-D) 2
IOUT = 1.0 A, VDD = 5.0 V
Tj = 105°C, Source-Drain
⎯
0.6
0.75
RS pin current
Output transistor drain-source
ON-resistance
DC
6
Ω
2005-03-02
TB62206FG
Electrical Characteristics 2 (unless otherwise specified, Ta = 25°C, VDD = 5 V, VM = 24 V)
Symbol
Test
Circuit
Vref input voltage
Vref
DC
Vref input current
Iref
Characteristics
Vref attenuation ratio
TSD temperature
(Note 1)
TSD return temperature difference
(Note 1)
Test Condition
Min
Typ.
Max
Unit
VM = 24 V, VDD = 5 V,
STANDBY = H, Output on,
PHASE = 1 kHz
GND
⎯
4.0
V
DC
STANDBY = H, Output on,
VM = 24 V, VDD = 5 V,
Vref = 3.0 V
20
35
50
µA
Vref (GAIN)
DC
VM = 24 V, VDD = 5 V,
STANDBY = H, Output on,
Vref = 0.0 to 4.0 V
1/4.8
1/5.0
1/5.2
⎯
TjTSD
DC
VDD = 5 V, VM = 24 V
130
⎯
170
°C
Tj TSD
− 50
TjTSD
− 35
TjTSD
− 20
°C
∆TjTSD
DC
TjTSD = 130 to 170°C
VDD return voltage
VDDR
DC
VM = 24 V, STANDBY = H
2.0
3.0
4.0
V
VM return voltage
VMR
DC
VDD = 5 V, STANDBY = H
8.0
9.0
10
V
Over current protected circuit
operation current
(Note 2)
ISD
⎯
VDD = 5 V, VM = 24 V
⎯
3.0
⎯
A
Note 1: Thermal shut down (TSD) circuit
When the IC junction temperature reaches the specified value and the TSD circuit is activated, the internal
reset circuit is activated switching the outputs of both motors to off.
When the temperature is set between 130 (min) to 170°C (max), the TSD circuit operates.
When the TSD circuit is activated, the charge pump is halted, and TROTECT pin outputs VDD voltage.
Even if the TSD circuit is activated and STANDBY goes H → L → H instantaneously, the IC is not reset
until the IC junction temperature drops −20°C (typ.) below the TSD operating temperature (hysteresis
function).
Note 2: Overcurrent protection circuit
When current exceeding the specified value flows to the output, the internal reset circuit is activated, and the
ISD turns off the output.
Until the STANDBY signal goes Low to High, the overcurrent protection circuit remains activated.
During ISD, IC turns STANDBY mode and the charge pump halts.
7
2005-03-02
TB62206FG
AC Electrical Characteristics (Ta = 25°C, VM = 24 V, VDD = 5 V, 6.8 mH/5.7 Ω)
Characteristics
Clock frequency
Minimum clock pulse width
Output transistor switching
characteristic
Symbol
Test
Circuit
Test Condition
Min
Typ.
Max
Unit
fPHASE
AC
⎯
⎯
⎯
166
kHz
tw (tCLK)
⎯
⎯
100
⎯
⎯
twp
⎯
⎯
50
⎯
⎯
twn
AC
⎯
50
⎯
⎯
tr
⎯
⎯
100
⎯
Output Load: 6.8 mH/5.7 Ω
tf
⎯
⎯
100
⎯
tpLH
⎯
PHASE to OUT
⎯
⎯
1000
⎯
tpHL
⎯
Output Load: 6.8 mH/5.7 Ω
⎯
2000
⎯
µs
ns
tpLH
⎯
CR to OUT
⎯
500
⎯
tpHL
⎯
Output Load: 6.8 mH/5.7 Ω
⎯
1000
⎯
Noise rejection dead band time
tBRANK
⎯
IOUT = 1.0 A
200
300
500
ns
CR reference signal oscillation
frequency
fCR
⎯
Cosc = 560 pF, Rosc = 3.6 kΩ
⎯
800
⎯
kHz
40
100
150
kHz
Chopping frequency possible range
fchop (min)
fchop (max)
⎯
VM = 24 V, VDD = 5 V, Output
ACTIVE (IOUT = 1.0 A)
Step fixed, Ccp1 = 0.22 µF,
Ccp2 = 0.01 µF
Chopping set frequency
fchop
⎯
Output ACTIVE (IOUT = 1.0 A),
CR CLK = 800 kHz
⎯
100
⎯
kHz
Charge pump rise time
tONG
⎯
Ccp = 0.22 µF, Ccp = 0.022 µF
VM = 24 V, VDD = 5 V,
STANDBY = ON → OFF
⎯
100
200
µs
8
2005-03-02
TB62206FG
Current Waveform and Setting of MIXED DECAY MODE
To control the constant current, the rate of Mixed Decay Mode which determines current amplitude
(ripple current) should be 37.5%.
fchop
CR pin
internal
CLK
waveform
DECAY MODE 1
Set current value
NF
37.5%
MIXED
DECAY
MODE
MDT
Charge mode → NF: set current value reached → Slow mode
→ Mixed decay timing → Fast mode → Charge mode
MIXED DECAY MODE Waveform (current waveform)
fchop
fchop
Internal
CR CLK
signal
IOUT
Set current value
Set current
value
NF
NF
25%
MIXED
DECAY
MODE
RNF
MDT (MIXED DECAY TIMING) point: 37.5% fixed
9
2005-03-02
TB62206FG
CLK Signal, Internal CR CLK, and Output Current Waveform
(when CLK signal is input in 2 excitation mode)
37.5％ MIXED DECAY MODE
fchop
fchop
fchop
Set current
value
IOUT
0
MDT
Set current value
NF
NF
PHASE signal input
Reset CR-CLK counter here
10
2005-03-02
TB62206FG
Current Discharge Path when ENABLE Input During Operation
In Slow Mode, when all output transistors are forced to switch off, coil energy is discharged in the
following MODES:
Note: Parasitic diodes are located on dotted lines. In normal MIXED DECAY MODE, the current does not flow
to the parasitic diodes.
VM
VM
RRS
RRS
RS pin
U1
ON
VM
(Note)
RRS
RS pin
U2
U1
OFF
OFF
Load
(Note)
Load
OFF
ON
ON
L1
L2
L1
PGND
Charge mode
RS pin
U2
U1
OFF
OFF
(Note)
Input ENABLE
Load
L2
ON
PGND
Slow mode
U2
OFF
L1
L2
OFF
OFF
PGND
Forced OFF mode
As shown in the figure above, an output transistor has parasitic diodes.
To discharge energy from the coil, each transistor is switched on allowing current to flow in the reverse
direction to that in normal operation. As a result, the parasitic diodes are not used. If all the output
transistors are forced to switch off, the energy of the coil is discharged via the parasitic diodes.
11
2005-03-02
TB62206FG
Output Transistor Operating Mode
VM
RRS
RRS
RS pin
RRS
RS pin
U1
U2
U1
OFF
OFF
L1
L2
L1
OFF
ON
ON
ON
VM
VM
(Note)
RS pin
(Note)
Load
U2
U1
OFF
OFF
L2
ON
L1
L2
ON
OFF
PGND
Charge mode
Current flows
into the coil.
ON
(Note)
Load
Load
PGND
U2
PGND
Slow mode
Current flows between
the coil and the IC.
Fast mode
The energy in the coil flows
back to the power supply.
Output Transistor Operation Functions
CLK
U1
U2
L1
L2
CHARGE
ON
OFF
OFF
ON
SLOW
OFF
OFF
ON
ON
FAST
OFF
ON
ON
OFF
Note: The above table is an example where current flows in the direction of the arrows in the above figures.
When the current flows in the opposite direction of the arrows, see the table below.
CLK
U1
U2
L1
L2
CHARGE
SLOW
OFF
ON
ON
OFF
OFF
OFF
ON
ON
FAST
ON
OFF
OFF
ON
In this IC, three modes as shown above are automatically switched to control the constant current.
12
2005-03-02
TB62206FG
Power Supply Sequence (recommended)
VDD (max)
VDD (min)
VDD
VDDR
GND
VM
VM
VM (min)
VMR
GND
Active
Internal operable
Non-active
STANDBY
INPUT (Note 1)
H
STANDBY
L
Takes up to tONG until operable.
Non-operable area
Note 1: If the VDD drops to the level of the VDDR or below while the specified voltage is input to the VM pin, the IC is
internally reset.
This is a protective measure against malfunction. Likewise, if the VM drops to the level of the VMR or below
while regulation voltage is input to the VDD, the IC is internally reset as a protective measure against
malfunction.
To avoid malfunction, when turning on VM or VDD, to input the STANDBY signal at the above timing is
recommended.
It takes time for the output control charge pump circuit to stabilize. Wait up to tONG time after power on
before driving the motors.
Note 2: When the VM value is between 8 to 11 V, the internal reset is released, thus output may be on. In such a
case, the charge pump cannot drive stably because of insufficient voltage. The Standby state should be
maintained until VM reaches 13 V or more.
Note 3: Since VDD = 0 V and VM = voltage within the rating are applied, output is turned off by internal reset.
At that time, a current of several mA flows due to the Pass between VM and VDD.
When voltage increases on VDD output, make sure that specified voltage is input.
13
2005-03-02
TB62206FG
How to Calculate Set Current
This IC drives the motor, controlling the PWM constant current in reference to the frequency of CR
oscillator.
At that time, the maximum current value (set current value) can be determined by setting the sensing
resistor (RRS) and reference voltage (Vref).
IOUT (max) =
Torque (Torque = 100, 71%)
1
x Vref (V) x
RRS (Ω) x 100(%)
5.0
1/5.0 is Vref (gain): Vref attenuation ratio. (for the specifications, see the electrical characteristics.)
For example, when applying Vref = 3 V and torque = 100% to drive out IOUT of 0.8 A, RRS = 0.75 Ω (0.5 W
or more) is required.
(for 1-2 phase excitation with 71% of torque, the peak current should be set to 100%).
How to Calculate the Chopping and OSC Frequencies
At constant current control, this IC chops frequency using the oscillation waveform (saw tooth waveform)
determined by external capacitor and resistor as a reference.
The TB62206FG requires an oscillation frequency of eight times the chopping frequency.
The oscillation frequency is calculated as follows:
fCR =
1
0.523 × (C × R + 600 × C)
For example, when Cosc = 560 pF and Rosc = 3.6 kΩ are connected, fCR = 813 kHz.
At this time, the chopping frequency fchop is calculated as follows:
fchop = fCR/8 = 101 kHz
14
2005-03-02
TB62206FG
IC Power Dissipation
IC power dissipation is classified into two: power consumed by transistors in the output block and power
consumed by the logic block and the charge pump circuit.
•
Power consumed by the Power Transistor (calculated with RON = 0.60 Ω)
•
In Charge mode, Fast Decay mode, or Slow Decay mode, power is consumed by the upper and lower
transistors of the H bridges.
The following expression expresses the power consumed by the transistors of a H bridge.
P (out) = 2 (Tr) × IOUT (A) × VDS (V) = 2 × IOUT2 × RON ..............................(1)
The average power dissipation for output under 4-bit micro step operation (phase difference between
phases A and B is 90°) is determined by expression (1).
Thus, power dissipation for output per unit is determined as follows (2) under the conditions below.
RON = 0.60 Ω (＠1.0 A)
IOUT (Peak: max) = 1.0 A
VM = 24 V
VDD = 5 V
P (out) = 2 (Tr) × 1.02 (A) × 0.60 × 2 (Ω) = 2.40 (W) ........................................(2)
Power consumed by the logic block and IM
The following standard values are used as power dissipation of the logic block and IM at operation.
I (LOGIC) = 2.5 mA (typ.):
I (IM3) = 10.0 mA (typ.): operation/unit
I (IM1) = 2.0 mA (typ.): stop/unit
The logic block is connected to VDD (5 V). IM (total of current consumed by the circuits connected to
VM and current consumed by output switching) is connected to VM (24 V). Power dissipation is
calculated as follows:
P (Logic&IM) = 5 (V) × 0.0025 (A) + 24 (V) × 0.010 (A) = 0.25 (W) ...............(3)
Thus, the total power dissipation (P) is
P = P (out) + P (Logic&IM) = 2.65 (W)
Power dissipation at standby is determined as follows:
P (standby) + P (out) = 24 (V) × 0.002 (A) + 5 (V) × 0.0025 (A) = 0.06 (W)
For thermal design on the board, evaluate by mounting the IC.
15
2005-03-02
TB62206FG
Test Waveforms
t phase
Phase
tpLH
VM
90%
90%
tpHL
50%
GND
50%
10%
10%
tr
tf
Figure 1 Timing Waveforms and Names
16
2005-03-02
TB62206FG
OSC-Charge Delay
OSC-Fast Delay
H
OSC (CR)
L
tchop
H
OUTPUT
Voltage A
50%
L
H
OUTPUT
Voltage A
50%
50%
L
Set current
OUTPUT
Current
L
Charge
Slow
Fast
OSC-Charge DELAY:
Because the rising edge level of the OSC waveform is used for converting the OSC waveform to the
internal CR CLK, a delay of up to 1.25 ns (@fchop = 100 kHz: fCR = 400 kHz) occurs between the OSC
waveform and the internal CR CLK.
CR-CR CLK DELAY
CR Waveform
Internal CR CLK
Waveform
Figure 2 Timing Waveforms and Names (CR and output)
17
2005-03-02
TB62206FG
PD – Ta (package power dissipation)
PD – Ta
3.5
(2)
Power dissipation
PD (W)
3
2.5
2
1.5
1
(1)
0.5
0
0
25
50
75
Ambient temperature
(4)
(5)
100
Ta
125
150
(°C)
HSOP20 Rth (j-a) only (96°C/W)
When mounted on the board (140 mm × 70 mm × 1.6 mm: 38°C/W: typ.: under evaluation)
Note: Rth (j-a): 8.5°C/W
18
2005-03-02
TB62206FG
Relationship between VM and VH (charge pump voltage)
VM – VH (&Vcharge UP)
50
VH voltage
charge up voltage
VM voltage
40
Charge pump
output voltage
VH voltage, charge up voltage
(V)
Input STANDBY
30
VM voltage
VMR
20
Maximum rating
10
Recommended operation area
Usable area
0
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
Supply voltage VM (V)
Charge pump voltage VH = VDD + VM (= Ccp A)
(V)
Note: VDD = 5 V
19
2005-03-02
TB62206FG
Operation of Charge Pump Circuit
RRS
RS
VDD = 5 V
VM
Ccp A
VH
7
i2
Di2
Output
Tr2
Comparator
&
Controller Output
H switch
VM = 24 V
Vz
Di3
Di1
(1)
i1
(2)
(2)
R1
Ccp B
Ccp 2
0.022 µF
Ccp 1
0.22 µF
Ccp C
Tr1
VH = VM + VDD = charge pump voltage
i1 = charge pump output current
i2 = gate block power dissipation
•
Initial charging
When RESET is released, Tr1 is turned ON and Tr2 turned OFF. Ccp 2 is charged from Ccp 2 via
Di1.
(2) Tr1 is turned OFF, Tr2 is turned ON, and Ccp 1 is charged from Ccp 2 via Di2.
(3) When the voltage difference between VM and VH (Ccp A pin voltage = charge pump voltage)
reaches VDD or higher, operation halts (steady state).
Actual operation
(1)
•
(4)
(5)
Ccp 1 charge is used at fchop switching and the VH potential drops.
Charges up by (1) and (2) above.
Output switching
Initial charging
Steady state
VH
VM
(1)
(2)
(3)
(4)
(5)
(4)
(5)
t
20
2005-03-02
TB62206FG
Charge Pump Rise Time
Ccp 1 voltage
VDD + VM
VM + (VDD × 90%)
VM
5V
STANDBY
50%
0V
tONG
tONG:
Delay time taken for capacitor Ccp 2 (charging capacitor) to fill up Ccp 1 (storing capacitor) to VM + VDD
after STANDBY is released.
The internal IC cannot drive the gates correctly until the voltage of Ccp 1 reaches VM + VDD. Be sure to
wait for tONG or longer before driving the motors.
Basically, the larger the Ccp 1 capacitance, the smaller the voltage fluctuation, though the initial charge
up time is longer.
The smaller the Ccp 1 capacitance, the shorter the initial charge-up time but the voltage fluctuation is
larger.
Depending on the combination of capacitors (especially with small capacitance), voltage may not be
sufficiently boosted.
When the voltage does not increase sufficiently, output DMOS RON turns lower than the normal, and it
raises the temperature.
Thus, use the capacitors under the capacitor combination conditions (Ccp 1 = 0.22 µF, Ccp 2 = 0.022 µF)
recommended by Toshiba.
21
2005-03-02
TB62206FG
External Capacitor for Charge Pump
When driving the stepping motor with VDD = 5 V, fchop = 150 kHz, L = 10 mH under the conditions of VM
= 13 V and 1.5 A, the logical values for Ccp 1 and Ccp 2 are as shown in the graph below:
Ccp 1 – Ccp 2
0.05
Applicable range
0.045
Ccp 2 capacitance
(µF)
0.04
0.035
0.03
0.025
0.02
Recommended
value
0.015
0.01
0.005
0
0
0.05
0.1 0.15 0.2 0.25
0.3 0.35 0.4
Ccp 1 capacitance
0.45 0.5
(µF)
Choose Ccp 1 and Ccp 2 to be combined from the above applicable range. We recommend Ccp 1:Ccp 2 at
10:1 or more. (if our recommended values (Ccp = 0.22 µF, Ccp 2 = 0.02 µF) are used, the drive conditions in
the specification sheet are satisfied. (there is no capacitor temperature characteristic as a condition.)
When setting the constants, make sure that the charge pump voltage is not below the specified value and
set the constants with a margin (the larger Ccp 1 and Ccp 2, the more the margin).
Some capacitors exhibit a large change in capacitance according to the temperature. Make sure the above
capacitance is obtained under the usage environment temperature.
22
2005-03-02
TB62206FG
Driving Mode
2-Phase Excitation Mode
2-Phase Excitation
Phase B
Phase A
100
[%]
Phase B
0
Phase A
−100
STEP
2-Phase Excitation
IA (%)
100
0
100
IB
(%)
Note: 2-phase excitation has a large load change due to motor induced electromotive force. If a mode in
which the current attenuation capability (current control capability) is small is used, current increase
due to induced electromotive force may not be suppressed.
23
2005-03-02
TB62206FG
1-2 Phase Excitation
ENABLE B
ENABLE A
Phase B
Phase A
100
[%]
Phase B
Phase A
0
−100
STEP
1-2 Phase Excitation (typ.A)
IA (%)
100
0
100
IB
(%)
24
2005-03-02
TB62206FG
Recommended Application Circuit
The values for the respective devices are all recommended values. For values under each input condition,
see the above-mentioned recommended operating conditions.
Rosc = 3.6 kΩ
Vref A
CR
3V
Vref AB
Vref B
Cosc = 560 pF
1 µF
SGND
VM
VDD
RRS A
RRS A 0.66 Ω
A
A
B
M
B
RRS B
Stepping
motor
RRS B
0.66 Ω
FIN
PGND
5V
SGND
FIN
5V
0V
ENABLE A
5V
0V
5V
0V
EANBLE B
5V
0V
PHASE B
5V
0V
STANDBY
SGND
PHASE A
10 µF
Ccp A Ccp B
TORQUE
5V
0V
Ccp C
Ccp 2
Ccp 1
0.22 µF 0.01 µF
SGND
24 V
100 µF
SGND
Note: Adding bypass capacitors is recommended.
Make sure that GND wiring has only one contact point, and to design the pattern that allows the heat
radiation.
To control setting pins in each mode by SW, make sure to pull down or pull up them to avoid high
impedance.
To input the data, see the section on the recommended input data.
The IC may be destroyed due to short circuit between output pins, an output pin and the VDD pin, or an
output pin and the GND pin.
Design an output line, VDD (VM) line and GND line with great care.
Also a low-withstand-voltage device may be destroyed when mounted in the wrong orientation, which
causes high-withstanding voltage to be applied to the device.
25
2005-03-02
TB62206FG
Package Dimensions
Weight: 0.79 g (typ.)
26
2005-03-02
TB62206FG
RESTRICTIONS ON PRODUCT USE
030619EBA
• The information contained herein is subject to change without notice.
• The information contained herein is presented only as a guide for the applications of our products. No
responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
TOSHIBA or others.
• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of
safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of
such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as
set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and
conditions set forth in the “Handling Guide for Semiconductor Devices,” or “TOSHIBA Semiconductor Reliability
Handbook” etc..
• The TOSHIBA products listed in this document are intended for usage in general electronics applications
(computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances,
etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires
extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or
bodily injury (“Unintended Usage”). Unintended Usage include atomic energy control instruments, airplane or
spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments,
medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this
document shall be made at the customer’s own risk.
• The products described in this document are subject to the foreign exchange and foreign trade laws.
• TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced
and sold, under any law and regulations.
27
2005-03-02