INTERSIL H4244C

CT
ODU cement
R
P
TE Repla
OLE
d
September 1998
OBS mende
m
o
c
e
No R
®
HA4244
File Number
4078.2
480MHz, 1 x 1 Video Crosspoint
Switch with Synchronous Enable
Features
The HA4244 is a very wide bandwidth 1 x 1 crosspoint switch
ideal for professional video switching, HDTV, computer
monitor routing, and other high performance applications. The
circuit features very low power dissipation, excellent
differential gain and phase, high off isolation, symmetric slew
rates, fast switching, and a latched enable signal. When
disabled, the output is switched to a high impedance state,
making the HA4244 ideal for routing matrix equipment.
• Symmetrical Slew Rates . . . . . . . . . . . . . . . . . . 1700V/µs
• Low Power Dissipation. . . . . . . . . . . . . . . . . . . . . 105mW
• 0.1dB Gain Flatness. . . . . . . . . . . . . . . . . . . . . . . 250MHz
• -3dB Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . 480MHz
• Off Isolation (100MHz) . . . . . . . . . . . . . . . . . . . . . . . 85dB
• Differential Gain and Phase . . . . . . . 0.01%/0.01 Degrees
• High ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . >1800V
The latched enable input allows for synchronized channel
switching. When CLK is low the master control latch loads the
next EN, while the closed slave control latch maintains the
crosspoint in its current state. CLK switching high closes the
master latch, loads the now open slave latch, and enables or
disables the HA4244 according to the current state of the EN
input.
• TTL Compatible Control Signals
This crosspoint’s design ensures that it powers up in the
disabled state to eliminate bus contention concerns, and to
minimize supply current draw at power up.
• Video Multiplexers
For applications requiring an asynchronous crosspoint
switch, please refer to the HA4201 and HA4600 data sheets.
• Powers-Up in Disabled State; Avoids Bus Contention
Applications
• Professional Video Switching and Routing
• Computer Graphics
• RF Switching and Routing
• PCM Data Routing
Part Number Information
Functional Diagram
IN
OUT
EN
• Latched Enable Input for Synchronous Switching
DL Q
DL Q
C
C
PART NUMBER
(BRAND)
TEMP.
RANGE ( oC)
HA4244CB
(H4244C)
0 to 70
PACKAGE
8 Ld SOIC
PKG.
NO.
M8.15
Pinout
CLK
HA4244
(SOIC)
TOP VIEW
Timing Diagram
CLK
EN
OUT
DIS
ENABLED
1
DIS
EN
1
8 GND
V-
2
7 IN
V+
3
6 NC
OUT
4
5 CLK
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
HA4244
Absolute Maximum Ratings
Thermal Information
Voltage Between V+ and V-. . . . . . . . . . . . . . . . . . . . . . . . . . . . 12V
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VSUPPLY
Digital Input Current (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . ±25mA
Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA
Thermal Resistance (Typical, Note 1)
Operating Conditions
θJA (oC/W)
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
158
Maximum Junction Temperature (Plastic Package) . . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . -65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300oC
(SOIC - Lead Tips Only)
Temperature Range. . . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to 70oC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. θJA is measured with the component mounted on an evaluation PC board in free air.
2. If an input signal is applied before the supplies are powered up, the input current must be limited to this maximum value.
Electrical Specifications VSUPPLY = ±5V, RL = 10kΩ, VEN = 2.0V, Unless Otherwise Specified
HA4244
TEMP.
(oC)
MIN
TYP
MAX
UNITS
Full
±4.5
±5.0
±5.5
V
VEN = 2.0V
25, 70
-
10.5
13
mA
VEN = 2.0V
0
-
-
14.5
mA
VEN = 0.8V
25, 70
-
-
275
µA
VEN = 0.8V
0
-
-
325
µA
25, 70
±2.7
±2.8
-
V
0
±2.4
±2.5
-
V
Output Current
Full
15
20
-
mA
Input Bias Current
Full
-
30
50
µA
Output Offset Voltage
25
-10
-
10
mV
Output Offset Voltage Drift (Note 3)
Full
-
25
50
µV/oC
Turn-On Time
25
-
160
-
ns
Turn-Off Time
25
-
320
-
ns
Input Logic High Voltage
Full
2
-
-
V
Input Logic Low Voltage
Full
-
-
0.8
V
PARAMETER
TEST CONDITIONS
DC SUPPLY CHARACTERISTICS
Supply Voltage
Supply Current
(VOUT = 0V)
ANALOG DC CHARACTERISTICS
Output Voltage Swing without Clipping
VOUT = VIN ± VIO ± 20mV
SWITCHING CHARACTERISTICS
DIGITAL DC CHARACTERISTICS
EN Input Current
VEN = 0 to 4V
Full
-2
-
2
µA
CLK Input Current
VCLK = 0 to 4V
Full
-10
-
10
µA
EN Setup Time to CLK Rising Edge
Full
-
25
-
ns
EN Hold Time after CLKRising Edge
Full
-
10
-
ns
2
HA4244
Electrical Specifications VSUPPLY = ±5V, RL = 10kΩ, VEN = 2.0V, Unless Otherwise Specified (Continued)
HA4244
PARAMETER
TEST CONDITIONS
TEMP.
(oC)
MIN
TYP
MAX
UNITS
AC CHARACTERISTICS
Insertion Loss
1V P-P
Full
-
0.04
0.05
dB
-3dB Bandwidth
RS = 82Ω, CL = 10pF
25
-
480
-
MHz
RS = 43Ω, CL = 15pF
25
-
380
-
MHz
RS = 36Ω, CL = 21pF
25
-
370
-
MHz
RS = 82Ω, CL = 10pF
25
-
250
-
MHz
RS = 43Ω, CL = 15pF
25
-
175
-
MHz
RS = 36Ω, CL = 21pF
25
-
170
-
MHz
Input Resistance
Full
200
400
-
kΩ
Input Capacitance
Full
-
1.0
-
pF
Enabled Output Resistance
Full
-
15
-
Ω
±0.1dB Flat Bandwidth
Disabled Output Capacitance
VEN = 0.8V
Full
-
2.0
-
pF
Differential Gain
4.43MHz, Note 3
25
-
0.01
0.02
%
Differential Phase
4.43MHz, Note 3
25
-
0.01
0.02
Degrees
Off Isolation
1V P-P, 100MHz, VEN = 0.8V, RL = 10Ω
Full
-
85
-
dB
Slew Rate
(1.5VP-P, +SR/-SR)
RS = 82Ω, CL = 10pF
25
-
1750/1770
-
V/µs
RS = 43Ω, CL = 15pF
25
-
1460/1360
-
V/µs
RS = 36Ω, CL = 21pF
25
-
1410/1360
-
V/µs
Note 3
Full
-
0.01
0.1
%
Full
-
12
-
MΩ
Total Harmonic Distortion
Disabled Output Resistance
NOTE:
3. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
AC Test Circuit
HA4244
500Ω
RS
PC Board Layout
510Ω
400Ω
-
VIN
75Ω
+
CX
10kΩ
NOTE: CL = CX + Test Fixture Capacitance.
75Ω
HFA1100
VOUT
The frequency response of this circuit depends greatly on
the care taken in designing the PC board. The use of low
inductance components such as chip resistors and chip
capacitors is strongly recommended, while a solid
ground plane is a must!
Attention should be given to decoupling the power supplies.
A large value (10µF) tantalum in parallel with a small value
(0.1µF) chip capacitor works well in most cases.
Keep input and output traces as short as possible, because
trace inductance and capacitance can easily become the
performance limiting items.
3
HA4244
Application Information
General
The HA4244 is a synchronous 1 x 1 crosspoint switch that is
ideal for the matrix element in small, high input-to-output
isolation switchers and routers. The HA4244’s low input
capacitance and high input resistance provide excellent
video terminations when used with an external 75Ω resistor.
This crosspoint contains no feedback or gain setting
resistors, so the output is a true high impedance load when
the IC is disabled (EN = 0).
Synchronizing Latches
The HA4244 contains two latches which gate the EN input,
thereby allowing all the crosspoints in a matrix to switch
states synchronously. The latches also allow the EN input to
be changed without affecting the current state of the
HA4244. Thus, the next channel switch can be set up, and
isn’t acted upon until the next rising CLK edge. As long as
the EN signals meet a setup and hold time relative to the
rising CLK edge, all of the HA4244s will assume their new
state at the same time.
Power-Up Disable Function
The double latched EN signal, and single CLK input prevent
the user from controlling the crosspoint state at power-up.
To rectify this situation, the HA4244 incorporates power-up
circuitry to ensure that the crosspoint powers up in the
disabled state. Disabling the HA4244 prevents bus
contention between multiplexed outputs, and minimizes the
switching matrix supply current during power-up. Consider,
for example, a matrix of 625 crosspoints that power-up
randomly. If 50% of them power-up enabled, the required
matrix supply current is 3.3A (313 x 10.5mA), neglecting
output current. If HA4244s are utilized the power-up current
is reduced to 0.125A (625 x 200µA).
Frequency Response
Most applications utilizing the HA4244 require a series
output resistor, R S, to tune the response for the specific load
capacitance, C L, driven. Bandwidth and slew rate degrade
as CL increases (as shown in the Electrical Specification
table), so give careful consideration to component
placement to minimize trace length. As an example, -3dB
bandwidth decreases to 160MHz for CL = 100pF, RS = 0Ω.
In big matrix configurations where CL is large, better
frequency response is obtained by cascading two levels of
crosspoints in the case of multiplexed outputs, or distributing
the load between two drivers if CL is due to bussing and
subsequent stage input capacitance.
Control Signals
EN - The ENABLE input is a TTL/CMOS compatible, active
high input. When driven low this input forces the output to a
true high impedance state and reduces the power
dissipation by two orders of magnitude.
4
CLK - An active high, TTL/CMOS compatible input that
controls the synchronizing latches. When CLK transistions
low, the current state of the EN input is latched in the IC.
This allows the EN input to be changed to the value
correspending to the next channel switch, without affecting
the HA4244’s current state. The HA4244 assumes the new
state on the next rising edge of CLK.
Power Up Considerations
No signals should be applied to the digital inputs before the
power supplies are activated. Latch-up may occur if the
inputs are driven at the time of power up. To prevent latchup, the input currents during power up must not exceed the
values listed in the Absolute Maximum Ratings.
Harris’ Crosspoint Family
Harris offers a variety of 1 x 1 and 4 x 1 crosspoint switches. In
addition to the HA4244, the 1 x 1 family includes the HA4600,
which is an essentially similar device but without the
synchronizing latches, and the HA4201 asynchronous
crosspoint with a Tally output (enable indicator). The 4 x 1
family is comprised of the HA4314, HA4404, and HA4344. The
HA4314 is a 14 lead basic 4 x 1 crosspoint. The HA4404 is a 16
lead device with Tally outputs to indicate the selected channel.
The HA4344 is a 16 lead crosspoint with synchronized control
lines (A0, A1, CS). With synchronization, the control information
for the next channel switch can be loaded into the crosspoint
without affecting the current state. On a subsequent clock edge
the stored control state effects the desired channel switch.
HA4244
VSUPPLY = ±5V, TA = 25oC, RL = 10kΩ, Unless Otherwise Specified
1.0
1.25
0.75
1.20
INPUT CAPACITANCE (pF)
OUTPUT VOLTAGE (V)
Typical Performance Curves
0.5
0.25
0
-0.25
-0.5
-0.75
1.15
1.10
1.05
1.0
0.95
0.90
0.85
0.80
0.75
-1.0
1
TIME (5ns/DIV.)
FIGURE 1. LARGE SIGNAL PULSE RESPONSE
0.4
9
0.3
RS = 36Ω
CL = 21pF
-6
-0.3
-12
-0.4
750
RS = 82Ω
CL = 10pF
10
1
FIGURE 4. GAIN FLATNESS
VIN = 1VP-P
RL = 10Ω
-60
-70
-80
-90
-100
-110
-120
-130
1
10
100
FREQUENCY (MHz)
FIGURE 5. OFF ISOLATION
5
100
FREQUENCY (MHz)
FIGURE 3. FREQUENCY RESPONSE
-50
RS = 43Ω
CL = 15pF
0
-0.1
-0.2
10
100
FREQUENCY (MHz)
500
0.1
-9
1
RS = 36Ω
CL = 21pF
0.2
GAIN (dB)
0
-3
OFF ISOLATION (dB)
GAIN (dB)
RS = 82Ω
R = 43Ω
CL = 10pF S
CL = 15pF
3
100
FIGURE 2. INPUT CAPACITANCE vs FREQUENCY
12
6
10
FREQUENCY (MHz)
500
500
HA4244
Die Characteristics
DIE DIMENSIONS:
PASSIVATION:
51 mils x 36 mils x 19 mils
1290µm x 910µm x 483µm
Type: Nitride
Thickness: 4kÅ ±0.5kÅ
METALLIZATION:
TRANSISTOR COUNT:
Type: Metal 1: AlCu (1%)/TiW
Thickness: Metal 1: 6kÅ ±0.8kÅ
53
SUBSTRATE POTENTIAL (Powered Up):
Type: Metal 2: AlCu (1%)
Thickness: Metal 2: 16kÅ ±1.1kÅ
V-
Metallization Mask Layout
HA4244
EN
GND
VIN
V+
CLK
OUT
6