NCV8560 High Performance Low-Power, LDO Regulator with Enable The NCV8560 provides 150 mA of output current at fixed voltage options, or an adjustable output voltage from 5.0 V down to 1.250 V. It is designed for portable battery powered applications and offers high performance features such as low power operation, fast enable response time, and low dropout. The device is designed to be used with low cost ceramic capacitors and is packaged in the DFN6, 3x3 and TSOP−5 packages. Features • Output Voltage Options: • • • • • • • • • http://onsemi.com MARKING DIAGRAMS ÇÇ 1 Adjustable, 1.3 V, 1.5 V, 1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V, 3.5 V, 5.0 V Ultra−Low Dropout Voltage of 150 mV at 150 mA Adjustable Output by External Resistors from 5.0 V down to 1.250 V Fast Enable Turn−on Time of 15 ms Wide Supply Voltage Range Operating Range Excellent Line and Load Regulation High Accuracy up to 1.5% Output Voltage Tolerance over All Operating Conditions Typical Noise Voltage of 50 mVrms without a Bypass Capacitor NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes Pb−Free Package is Available V8560 xxx A L Y W G SMPS Post−Regulation Hand−held Instrumentation Noise Sensitive Circuits – VCO, RF Stages, etc. Camcorders and Cameras = Specific Device Code = ADJ, 150, 180, 250, 280, 300, 330, 350 or 500 = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package 5 1 TSOP−5 SN SUFFIX CASE 483 xxx A Y W G = Specific Device Code = Assembly Location = Year = Work Week = Pb−Free Package 5 xxxAYWG G 1 Typical Applications • • • • V8560 xxx ALYWG DFN6, 3x3 MN SUFFIX CASE 488AE (Note: Microdot may be in either location) VOUT VIN ORDERING INFORMATION Fixed Voltage Only Driver w/ Current Limit GND + - See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet. + 1.25 V − Thermal Shutdown ADJ Adjustable Version Only ENABLE Figure 1. Simplified Block Diagram © Semiconductor Components Industries, LLC, 2008 May, 2008 − Rev. 1 1 Publication Order Number: NCV8560/D NCV8560 PIN CONNECTIONS Vin 1 GND 2 ENABLE 3 5 ADJ/NC* 1 Vout 6 Vout GND 2 GND 5 GND ENABLE 3 4 ADJ/NC* (Top View) 4 Vin (Top View) * ADJ − Adjustable Version * NC − Fixed Voltage Version * ADJ − Adjustable Version * NC − Fixed Voltage Version Figure 2. Pin Connections − TSOP5 Figure 3. Pin Connections − DFN6 PIN FUNCTION DESCRIPTION ÁÁÁÁ ÁÁÁÁ ÁÁÁÁ ÁÁÁÁ ÁÁÁÁ ÁÁÁÁ ÁÁÁÁ ÁÁÁÁ Pin No. DFN6 1 2, 5, EPAD 3 4 6 TSOP−5 Pin Name 4 ADJ/NC Description Output Voltage Adjust Input (Adjustable Version), No Connection (Fixed Voltage Versions) (Note 1) 2 GND 3 ENABLE Power Supply Ground; Device Substrate 1 Vin Positive Power Supply Input 5 Vout Regulated Output Voltage The Enable Input places the device into low−power standby when pulled to logic low (< 0.4 V). Connect to Vin if the function is not used. 1. True no connect. Printed circuit board traces are allowable. ABSOLUTE MAXIMUM RATINGS Rating Input Voltage (Note 2) Output, Enable, Adjustable Voltage Symbol Min Max Unit V Vin −0.3 6 Vout, ENABLE, ADJ −0.3 Vin + 0.3 V V TJ(max) − 150 °C Maximum Junction Temperature Storage Temperature TSTG −65 150 °C ESD Capability, Human Body Model (Note 3) ESDHBM 3500 − V ESD Capability, Machine Model (Note 3) ESDMM 400 − V Moisture Sensitivity Level MSL MSL1/260 − Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 2. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 3. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114) ESD Machine Model tested per AEC−Q100−003 (EIA/JESD22−A115) Latchup Current Maximum Rating: v150 mA per JEDEC standard: JESD78. THERMAL CHARACTERISTICS Rating Symbol Thermal Characteristics, DFN6, 3x3.3 mm (Note 4) Thermal Resistance, Junction−to−Air (Note 5) RqJA Thermal Characteristics, TSOP−5 (Note 4) Thermal Resistance, Junction−to−Air (Note 5) RqJA Value Unit °C/W 107 °C/W 205 4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 5. As measured using a copper heat spreading area of 650 mm2, 1 oz copper thickness. OPERATING RANGES Symbol Min Max Unit Operating Input Voltage (Note 6) Rating Vin Vout + VDO, 1.75 V (Note 7) 6 V Adjustable Output Voltage Range (Adjustable Version Only) Vout 1.25 5.0 V TA −40 125 °C Operating Ambient Temperature Range 6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 7. Minimum Vin = 1.75 V or (Vout + VDO), whichever is higher. http://onsemi.com 2 NCV8560 ELECTRICAL CHARACTERISTICS (Vin = 1.750 V, Vout = 1.250 V, Cin = Cout =1.0 mF, −40°C ≤ TA ≤ 125°C, Figure 4, unless otherwise specified.) (Note 8) Characteristic Symbol Test Conditions Min Typ Max Unit 1.231 (−1.5%) 1.250 1.269 (+1.5%) V − − − 62 55 38 − − − Regulator Output (Adjustable Voltage Version) Output Voltage Vout Iout = 1.0 mA to 150 mA Vin = 1.75 V to 6.0 V, Vout = ADJ Ripple Rejection (Vin = Vout + 1.0 V + 0.5 Vp−p) RR Iout = 1.0 mA to 150 mA f = 120 Hz f = 1.0 kHz f = 10 kHz dB Line Regulation Regline Vin = 1.750 V to 6.0 V, Iout = 1.0 mA − 1.0 10 mV Load Regulation Regload Iout = 1.0 mA to 150 mA − 2.0 15 mV f = 10 Hz to 100 kHz − 50 − mVrms 300 550 800 mA − − − − − − 175 175 150 125 100 75 250 250 225 175 150 125 Output Noise Voltage (Note 9) Vn Output Short Circuit Current Isc Dropout Voltage Vout = 1.25 V Vout = 1.3 V Vout = 1.5 V Vout = 1.8 V Vout = 2.5 V Vout ≥ 2.8 V VDO Measured at: Vout – 2.0%, Iout = 150 mA, Figure 5 mV Regulator Output (Fixed Voltage Version) (Vin = Vout + 0.5 V, Cin = Cout =1.0 mF, −40°C ≤ TA ≤ 125°C, Figure 6, unless otherwise specified.) (Note 8) Output Voltage 1.3 V Option 1.5 V Option 1.8 V Option 2.5 V Option 2.8 V Option 3.0 V Option 3.3 V Option 3.5 V Option 5.0 V Option Vout Iout = 1.0 mA to 150 mA Vin = (Vout + 0.5 V) to 6.0 V Power Supply Ripple Rejection (Note 9) (Vin = Vout + 1.0 V + 0.5 Vp−p) PSRR Iout = 1.0 mA to 150 mA f = 120 Hz f = 1.0 kHz f = 10 kHz Line Regulation Regline Vin = 1.750 V to 6.0 V, Iout = 1.0 mA Load Regulation 1.3 V to 1.5 V Option 1.8 V Option 2.5 V to 5.0 V Option Regload Iout = 1.0 mA to 150 mA Output Noise Voltage (Note 9) Output Short Circuit Current Dropout Voltage 1.3 V Option 1.5 V Option 1.8 V Option 2.5 V Option 2.8 V to 5.0 V Option Vn Isc VDO f = 10 Hz to 100 kHz Measured at: Vout – 2.0% 1.274 1.470 1.764 2.450 2.744 2.940 3.234 3.430 4.900 (−2%) 1.326 1.530 1.836 2.550 2.856 3.060 3.366 3.570 5.100 (+2%) − − − 62 55 38 − − − − 1.0 10 − − − 2.0 2.0 2.0 20 25 30 V dB mV mV − 50 − mVrms 300 550 800 mA − − − − 175 150 125 100 75 250 225 175 150 125 mV 8. Performance guaranteed over the indicated operating temperature range by design and/or characterization, production tested at TJ = TA = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 9. Values based on design and/or characterization. http://onsemi.com 3 NCV8560 ELECTRICAL CHARACTERISTICS (Vin = 1.750 V, Vout = 1.250 V (adjustable version)), (Vin = Vout + 0.5 V (fixed version)), Cin = Cout =1.0 mF, −40°C ≤ TA ≤ 125°C, Figure 4, unless otherwise specified.) (Note 10) Characteristic Symbol Test Conditions Min Typ Max Unit − 0.01 1.0 mA − − − − − 100 135 135 140 145 135 150 170 175 180 General Disable Current IDIS ENABLE = 0 V, Vin = 6 V −40°C ≤ TA ≤ 85°C Ground Current Adjustable Option 1.3 V Option 1.5 V Option 1.8 V to 3.0 V Option 3.3 V to 5.0 V Option IGND ENABLE = 0.9 V, Iout = 1.0 mA to 150 mA Thermal Shutdown Temperature (Note 11) TSD 150 175 200 °C Thermal Shutdown Hysteresis TSH − 10 − °C ADJ Input Bias Current IADJ −0.75 − 0.75 mA mA Chip Enable ENABLE Input Threshold Voltage Vth(EN) V Voltage Increasing, Logic High 0.9 − − Voltage Decreasing, Logic Low − − 0.4 − 3.0 100 − − − 15 15 30 25 25 50 Enable Input Bias Current (Note 11) IEN nA Timing Output Turn On Time Adjustable Option 1.3 V to 3.5 V Option 5.0 V Option tEN ENABLE = 0 V to Vin ms 10. Performance guaranteed over the indicated operating temperature range by design and/or characterization, production tested at TJ = TA = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 11. Values based on design and/or characterization. http://onsemi.com 4 NCV8560 VOUT VIN VIN CIN NCV8560 (adjustable) ADJ EN VOUT COUT GND Figure 4. Typical Application Circuit for Vout = 1.25 V (Adjustable Version) VIN CIN VOUT VIN NCV8560 (adjustable) ADJ EN VOUT COUT GND Figure 5. Typical Application Circuit for Adjustable Vout VIN VIN CIN VOUT NCV8560 (fixed) EN GND Figure 6. Typical Application Circuit (Fixed Voltage Version) http://onsemi.com 5 VOUT COUT NCV8560 TYPICAL CHARACTERISTICS 1.256 1.260 Vout, OUTPUT VOLTAGE (V) Vout, OUTPUT VOLTAGE (V) 1.260 Iout = 1.0 mA 1.252 Iout = 150 mA 1.248 Vin = Vout + 0.5 V Vout = ADJ 1.244 1.240 −40 −20 0 20 40 60 80 −15 10 35 60 85 110 125 Figure 7. Output Voltage vs. Temperature (Vin = Vout + 0.5 V) Figure 8. Output Voltage vs. Temperature (Vin = 6.0 V) 1.500 Vout, OUTPUT VOLTAGE (V) Vout, OUTPUT VOLTAGE (V) Iout = 1.0 mA 1.490 Iout = 150 mA 1.485 1.480 −15 10 35 60 85 Iout = 1.0 mA 1.495 1.490 Iout = 150 mA 1.485 1.480 1.475 −40 110 125 −15 10 35 60 85 110 125 TA, AMBIENT TEMPERATURE (°C) TA, AMBIENT TEMPERATURE (°C) Figure 9. Output Voltage vs. Temperature (1.5 V Fixed Output, Vin = 2 V) Figure 10. Output Voltage vs. Temperature (1.5 V Fixed Output, Vin = 6 V) 3.005 3.005 Iout = 1.0 mA 3.000 2.995 Vout, OUTPUT VOLTAGE (V) Vout, OUTPUT VOLTAGE (V) Vin = 6.0 V Vout = ADJ 1.244 TA, AMBIENT TEMPERATURE (°C) 1.495 Iout = 150 mA 2.990 2.985 2.980 2.975 −40 Iout = 150 mA 1.248 TA, AMBIENT TEMPERATURE (°C) 1.500 1.475 −40 Iout = 1.0 mA 1.252 1.240 −40 120 100 1.256 −15 10 35 60 85 110 125 Iout = 1.0 mA 3.000 2.995 2.990 Iout = 150 mA 2.985 2.980 2.975 2.970 −40 TA, AMBIENT TEMPERATURE (°C) −15 10 35 60 85 110 125 TA, AMBIENT TEMPERATURE (°C) Figure 11. Output Voltage vs. Temperature (3.0 V Fixed Output, Vin = 3.5 V) Figure 12. Output Voltage vs. Temperature (3.0 V Fixed Output, Vin = 6 V) http://onsemi.com 6 NCV8560 TYPICAL CHARACTERISTICS 5.000 Iout = 1.0 mA 4.995 4.990 Vout, OUTPUT VOLTAGE (V) Vout, OUTPUT VOLTAGE (V) 5.000 Iout = 150 mA 4.985 4.980 4.975 4.970 4.965 −40 −15 10 35 60 110 125 85 Iout = 1.0 mA 4.995 4.990 4.985 Iout = 150 mA 4.980 4.975 4.970 4.965 −40 −15 TA, AMBIENT TEMPERATURE (°C) 85 110 125 250 VDO, DROPOUT VOLTAGE (mV) Vout = ADJ Iout = 150 mA 200 150 100 Iout = 50 mA 50 Iout = 1.0 mA 0 −40 −20 0 20 40 60 80 100 Iout = 150 mA Vout = 1.25 V 200 1.50 V 1.80 V 150 2.80 V 100 3.00 V 50 5.00 V 0 −40 −20 120 0 20 40 60 80 100 120 TA, AMBIENT TEMPERATURE (°C) TA, AMBIENT TEMPERATURE (°C) Figure 15. Dropout Voltage vs. Temperature (Over Current Range) Figure 16. Dropout Voltage vs. Temperature (Over Output Voltage) 800 6.0 5.5 5.0 Iout = 0 mA Cout = 1.0 mF TA = 25°C ENABLE = Vin 4.5 4.0 Vth(EN), ENABLE THRESHOLD (mV) VDO, DROPOUT VOLTAGE (mV) 60 Figure 14. Output Voltage vs. Temperature (5.0 V Fixed Output, Vin = 6 V) 250 Vout, OUTPUT VOLTAGE (V) 35 TA, AMBIENT TEMPERATURE (°C) Figure 13. Output Voltage vs. Temperature (5.0 V Fixed Output, Vin = 5.5 V) 5.0 V 3.3 V 3.0 V 3.5 3.0 2.80 V 2.5 2.0 1.80 V 1.5 V 1.5 1.0 0.5 0 10 1.25 V 0 1.0 2.0 3.0 4.0 5.0 6.0 750 Enable Increasing 700 Enable Decreasing 650 Vin = 5.5 V 600 −40 −15 10 35 60 85 110 125 Vin, INPUT VOLTAGE (V) TA, AMBIENT TEMPERATURE (°C) Figure 17. Output Voltage vs. Input Voltage Figure 18. Enable Threshold vs. Temperature http://onsemi.com 7 NCV8560 6.0 4.0 3.0 2.0 ENABLE = 0 V 1.0 0 −40 −15 10 35 60 110 114 Vout = 1.25 V Iout = 1.0 mA 106 Iout = 150 mA 98 ENABLE = 0.9 V 0 20 40 80 60 100 5.0 V 3.3 V 1.8 V 1.25 V 60 40 20 1.0 2.0 3.0 120 106 3.0 V 1.5 V 4.0 104 103 102 101 100 Vout = ADJ Vin = 1.75 V 99 98 6.0 5.0 105 0 25 50 75 100 125 150 Vin, INPUT VOLTAGE (V) Iout, OUTPUT CURRENT (mA) Figure 21. Ground Current vs. Input Voltage Figure 22. Ground Current vs. Output Current IADJ, ADJ INPUT BIAS CURRENT (nA) 0 122 Figure 20. Ground Current (Run Mode) vs. Temperature 80 0 130 90 −40 −20 125 Iout = 150 mA Vout = 5.0 V 138 Figure 19. Ground Current (Sleep Mode) vs. Temperature 140 100 146 TA, AMBIENT TEMPERATURE (°C) 2.8 V 120 85 Iout = 1.0 mA TA, AMBIENT TEMPERATURE (°C) 160 IGND, GROUND CURRENT (mA) IGND, GROUND CURRENT (mA) 154 5.0 IGND, GROUND CURRENT (mA) IGND, GROUND CURRENT (mA) TYPICAL CHARACTERISTICS 400 300 200 100 0 −40 −20 0 20 40 60 80 100 120 TA, AMBIENT TEMPERATURE (°C) Figure 23. ADJ Input Bias Current vs. Temperature http://onsemi.com 8 NCV8560 700 650 ILIM, CURRENT LIMIT (mA) ISC, OUTPUT SHORT CIRCUIT CURRENT (mA) TYPICAL CHARACTERISTICS 600 550 500 450 −40 −20 0 20 40 60 80 100 600 500 400 300 200 100 0 120 3.0 5.0 4.0 Figure 24. Output Short Circuit Current vs. Temperature Figure 25. Current Limit vs. Input Voltage 6.0 5.0 Regload, LOAD REGULATION (mV) 3.0 2.0 1.0 Vin = (Vout + 0.5 V) to 6.0 V Iout = 1.0 mA 0 20 40 60 80 100 120 4.0 3.0 2.0 1.0 Iout = 1.0 mA to 150 mA 0 −40 −15 10 35 60 85 110 125 TA, AMBIENT TEMPERATURE (°C) TA, AMBIENT TEMPERATURE (°C) Figure 26. Line Regulation vs. Temperature Figure 27. Load Regulation vs. Temperature 45 80 40 70 1.25 V 60 35 5.0 V PSRR (dB) Regline, LINE REGULATION (mV) 2.0 Vin, INPUT VOLTAGE (V) 0 −40 −20 ton, OUTPUT TURN ON TIME (mS) 1.0 TA, AMBIENT TEMPERATURE (°C) 4.0 30 25 3.0 V 20 15 0 1.5 V 0 40 5.0 V 30 Vin = Vout + 1.0 V Vripple = 0.5 Vp−p Cout = 1.0 mF Iout = 1.0 mA to 150 mA 20 1.25 V (ADJ) 10 −40 −20 3.3 V 50 10 20 40 60 80 100 0 120 0.1 1.0 10 100 TA, AMBIENT TEMPERATURE (°C) f, FREQUENCY (kHz) Figure 28. Output Turn On Time vs. Temperature Figure 29. Power Supply Ripple Rejection vs. Frequency http://onsemi.com 9 NCV8560 TYPICAL CHARACTERISTICS OUTPUT CAPACITOR ESR (W) 10 Vout = 5.0 V Unstable Region Vout = 1.25 V 1.0 Stable Region 0.1 0.01 Cout = 1.0 mF to 10 mF TA = −40°C to 125°C Vin = up to 6.0 V 0 25 50 75 100 125 150 Iout, OUTPUT CURRENT (mA) Figure 30. Output Stability with Output Capacitor ESR over Output Current Vout = 1.25 V Figure 31. Load Transient Response (1.0 mF) Vout = 1.25 V Figure 32. Load Transient Response (10 mF) http://onsemi.com 10 NCV8560 DEFINITIONS Load Regulation Line Regulation The change in output voltage for a change in output load current at a constant temperature. The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average junction temperature is not significantly affected. Dropout Voltage The input/output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 2% below its nominal. The junction temperature, load current, and minimum input supply requirements affect the dropout level. Line Transient Response Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope. Output Noise Voltage Load Transient Response This is the integrated value of the output noise over a specified frequency range. Input voltage and output load current are kept constant during the measurement. Results are expressed in mVrms or nV/√Hz. Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between no−load and full−load conditions. Thermal Protection Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating. Ground Current Ground Current (IGND) is the current that flows through the ground pin when the regulator operates with a load on its output. This consists of internal IC operation, bias, etc. It is actually the difference between the input current (measured through the LDO input pin) and the output load current. If the regulator has an input pin that reduces its internal bias and shuts off the output (enable/disable function), this term is called the disable current (IDIS). Maximum Package Power Dissipation The power dissipation level at which the junction temperature reaches its maximum operating value. APPLICATIONS INFORMATION V output, there is no resistor divider. If the part is enabled under no−load conditions, leakage current through the pass transistor at junction temperatures above 85°C can approach several microamps, especially as junction temperature approaches 150°C. If this leakage current is not directed into a load, the output voltage will rise up to a level approximately 20 mV above nominal. The NCV8560 contains an overshoot clamp circuit to improve transient response during a load current step release. When output voltage exceeds the nominal by approximately 20 mV, this circuit becomes active and clamps the output from further voltage increase. Tying the ENABLE pin to Vin will ensure that the part is active whenever the supply voltage is present, thus guaranteeing that the clamp circuit is active whenever leakage current is present. When the NCV8560 adjustable regulator is disabled, the overshoot clamp circuit becomes inactive and the pass transistor leakage will charge any capacitance on Vout. If no load is present, the output can charge up to within a few millivolts of Vin. In most applications, the load will present some impedance to Vout such that the output voltage will be inherently clamped at a safe level. A minimum load of 10 mA is recommended. The NCV8560 series regulator is self−protected with internal thermal shutdown and internal current limit. Typical application circuits are shown in Figures 4 and 5. Input Decoupling (Cin) A ceramic or tantalum 1.0 mF capacitor is recommended and should be connected close to the NCV8560 package. Higher capacitance and lower ESR will improve the overall line transient response. Output Decoupling (Cout) The NCV8560 is a stable component and does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The minimum output decoupling value is 1.0 mF and can be augmented to fulfill stringent load transient requirements. The regulator works with ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load regulation transient response. Figure 30 shows the stability region for a range of operating conditions and ESR values. No−Load Regulation Considerations The NCV8560 adjustable regulator will operate properly under conditions where the only load current is through the resistor divider that sets the output voltage. However, in the case where the NCV8560 is configured to provide a 1.250 http://onsemi.com 11 NCV8560 Noise Decoupling 600 mW when the ambient temperature (TA) is 25°C, and PCB area is 150mm2 and larger, see Figure 33. The power dissipated by the NCV8560 can be calculated from the following equations: The NCV8560 is a low noise regulator and needs no external noise reduction capacitor. Unlike other low noise regulators which require an external capacitor and have slow startup times, the NCV8560 operates without a noise reduction capacitor, has a typical 15 ms start up delay and achieves a 50 mVrms overall noise level between 10 Hz and 100 kHz. P D [ V inǒI GND @ I outǓ ) I outǒV in * V outǓ or V in(MAX) [ Enable Operation The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. The turn−on/turn−off transient voltage being supplied to the enable pin should exceed a slew rate of 10 mV/ms to ensure correct operation. If the enable function is not to be used then the pin should be connected to Vin. RthJA, THERMAL RESISTANCE JUNCTION−TO−AMBIENT (°C/W) The output voltage can be adjusted from 1 times (Figure 4) to 4 times (Figure 5) the typical 1.250 V regulation voltage via the use of resistors between the output and the ADJ input. The output voltage and resistors are chosen using Equation 1 and Equation 2. V out + 1.250 ǒ 1) R2 ^ Ǔ R2 ) ǒI ADJ R 1Ǔ (eq. 1) R1 V out 1.25 *1 (eq. 2) Input bias current IADJ is typically less than 150 nA. Choose R2 arbitrarily to minimize errors due to the bias current and to minimize noise contribution to the output voltage. Use Equation 2 to find the required value for R1. Thermal As power in the NCV8560 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV8560 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCV8560 can handle is given by: PD(MAX) + TJ(MAX) * TA RqJA P D(MAX) ) ǒV out I outǓ (eq. 5) I out ) I GND If a 150 mA output current is needed, the quiescent current IGND is taken from the data sheet electrical characteristics table or extracted from Figure 20 and Figure 22. IGND is approximately 108 mA when Iout = 150 mA. For an output voltage of 1.250 V, the maximum input voltage will then be 3.9 V, good for a 1 Cell Li−ion battery. Output Voltage Adjust R1 (eq. 4) 350 300 TSOP−5 (1 oz) 250 200 DFN6 3x3.3 (1 oz) 150 100 50 0 0 100 200 300 400 500 PCB COPPER AREA (mm2) 600 700 Figure 33. RthJA vs. PCB Copper Area Hints Vin and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV8560, and make traces as short as possible. (eq. 3) Since TJ is not recommended to exceed 125°C (TJ(MAX)), then the NCV8560 in a DFN6 package can dissipate up to http://onsemi.com 12 NCV8560 DEVICE ORDERING INFORMATION Marking Code Version NCV8560MNADJR2G Device 1st Line: V8560 2nd Line: ADJ ADJ NCV8560MN150R2G 1st Line: V8560 2nd Line: 150 1.5 V NCV8560MN180R2G 1st Line: V8560 2nd Line: 180 1.8 V NCV8560MN250R2G 1st Line: V8560 2nd Line: 250 2.5 V NCV8560MN280R2G 1st Line: V8560 2nd Line: 280 2.8 V NCV8560MN300R2G 1st Line: V8560 2nd Line: 300 3.0 V NCV8560MN330R2G 1st Line: V8560 2nd Line: 330 3.3 V NCV8560MN350R2G 1st Line: V8560 2nd Line: 350 3.5 V NCV8560MN500R2G 1st Line: V8560 2nd Line: 500 5.0 V NCV8560SNADJT1G LJ9 ADJ NCV8560SN130T1G LJ2 1.3 V NCV8560SN150T1G AAJ 1.5 V NCV8560SN180T1G LJ3 1.8 V NCV8560SN250T1G AAQ 2.5 V NCV8560SN280T1G AAR 2.8 V NCV8560SN300T1G LJ4 3.0 V NCV8560SN330T1G LJ5 3.3 V NCV8560SN350T1G LJ7 3.5 V NCV8560SN500T1G LJ8 5.0 V Package Shipping* DFN6 (Pb−Free) 3000/Tape & Reel TSOP5 (Pb−Free) 3000/Tape & Reel *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 13 NCV8560 PACKAGE DIMENSIONS DFN6 3x3 CASE 488AE−01 ISSUE B EDGE OF PACKAGE A D B L1 E PIN ONE REFERENCE 2X DETAIL A BOTTOM VIEW 0.15 C 2X 0.15 C EXPOSED Cu MOLD COMPOUND TOP VIEW DETAIL B 0.10 C 6X ÇÇÇ ÇÇÇ ÇÇÇ 0.08 C A1 SEATING PLANE ÇÇÇÇÇ ÇÇÇ A A1 (A3) ÇÇÇÇ ÇÇÇÇ ÇÇÇÇ ÇÇÇÇ ÇÇÇÇ DETAIL B SIDE VIEW C SIDE VIEW D2 1 6X L 6X K NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 5. TERMINAL b MAY HAVE MOLD COMPOUND MATERIAL ALONG SIDE EDGE. MOLD FLASHING MAY NOT EXCEED 30 MICRONS ONTO BOTTOM SURFACE OF TERMINAL b. ÇÇÇÇ ÇÇÇÇ 6 3 e DETAIL A E2 4 BOTTOM VIEW 6X b NOTE 3 0.10 C A B 0.05 C http://onsemi.com 14 (A3) DIM A A1 A3 b D D2 E E2 e K L L1 MILLIMETERS MIN MAX 0.80 1.00 0.00 0.05 0.20 0.25 0.18 0.30 3.00 BSC 2.25 2.55 3.00 BSC 1.55 1.85 0.65 BSC 0.20 −−− 0.30 0.50 0.00 0.021 NCV8560 PACKAGE DIMENSIONS TSOP−5 CASE 483−02 ISSUE H D 5X NOTE 5 2X 0.10 T 2X 0.20 T NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY. 0.20 C A B M 5 1 4 2 L 3 B S K DETAIL Z G A DIM A B C D G H J K L M S DETAIL Z J C 0.05 SEATING PLANE H T SOLDERING FOOTPRINT* 0.95 0.037 1.9 0.074 MILLIMETERS MIN MAX 3.00 BSC 1.50 BSC 0.90 1.10 0.25 0.50 0.95 BSC 0.01 0.10 0.10 0.26 0.20 0.60 1.25 1.55 0_ 10 _ 2.50 3.00 2.4 0.094 1.0 0.039 0.7 0.028 SCALE 10:1 mm Ǔ ǒinches *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 http://onsemi.com 15 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NCV8560/D