HITACHI HD74BC240A

HD74BC240A
Octal Buffers/Line Drivers With 3 State Outputs
ADE-205-006A(Z)
2nd Edition
March 1993
Description
The HD74BC240A provides high drivability and operation equal to or better than high speed bipolar
standard logic IC by using Bi-CMOS process. The device features low power dissipation that is about 1/5
of high speed bipolar logic IC, when the frequency is 10 MHz. The device has eight inverter drivers with
three state outputs in a 20 pin package. This device is a non inverting buffer and has two active low
enables (1G and 2G). Each enable independently controls 4 buffers.
Features
•
•
•
•
Input/Output are at high impedance state when power supply is off.
Built in input pull up circuit can make input pins be open, when not used.
TTL level input
Wide operating temperature range
Ta = –40 to + 85°C
Function Table
Inputs
G
A
Output Y
H
X
Z
L
H
L
L
L
H
H
L
X
Z
:
:
:
:
High level
Low level
Immaterial
High impedance
HD74BC240A
Pin Arrangement
1G
1
20
VCC
1A1
2
19
2G
2Y4
3
18
1Y1
1A2
4
17
2A4
2Y3
5
16
1Y2
1A3
6
15
2A3
2Y2
7
14
1Y3
1A4
8
13
2A2
2Y1
9
12
1Y4
GND
10
11
2A1
(Top view)
Absolute Maximum Ratings
Item
Symbol
Rating
Unit
Supply voltage
VCC
–0.5 to +7.0
V
Input diode current
I IK
±30
mA
Input voltage
VIN
–0.5 to +7.5
V
Output voltage
VOUT
–0.5 to +7.5
V
Off state output voltage
VOUT(off)
–0.5 to +5.5
V
Storage temperature
Tstg
–65 to +150
°C
Note:
2
1. The absolute maximum ratings are values which must not individually be exceeded, and
furthermore, no two of which may be realized at the same time.
HD74BC240A
Recommended Operating Conditions
Item
Symbol
Min
Typ
Max
Unit
Supply voltage
VCC
4.5
5.0
5.5
V
Input voltage
VIN
0
—
VCC
V
Output voltage
VOUT
0
—
VCC
V
Topr
–40
—
85
°C
t r, t f
0
—
8
ns/V
Operating temperature
1
Input rise/fall time*
Note:
1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.
Logic Diagram
1G
2G
1A1
1Y1
2Y4
2A4
1A2
1Y2
2Y3
2A3
1A3
1Y3
2Y2
2A2
1A4
1Y4
2Y1
2A1
3
HD74BC240A
Electrical Characteristics (Ta = –40°C to +85°C)
Item
Symbol
Input voltage
Output voltage
Min
Max
Unit
VIH
2.0
—
V
VIL
—
0.8
V
4.5
2.4
—
V
I OH = –3 mA
4.5
2.0
—
V
I OH = –15 mA
4.5
—
0.5
V
I OL = 48 mA
4.5
—
0.55
V
I OL = 64 mA
VOH
VOL
VCC(V)
Test Conditions
Input diode voltage
VIK
4.5
—
–1.2
V
I IN = –18 mA
Input current
II
5.5
—
–250
µA
VIN = 0 V
5.5
—
1.0
µA
VIN = 5.5 V
5.5
—
100
µA
VIN = 7.0 V
1
Short circuit output current*
I OS
5.5
–100
–225
mA
VIN = 0 or 5.5 V
Off state output current
I OZH
5.5
—
50
µA
VO = 2.7 V
I OZL
5.5
—
–50
µA
VO = 0.5 V
I CCL
5.5
—
27.5
mA
VIN = 0 or 5.5 V
All outputs is “L”
I CCH
5.5
—
2.5
mA
VIN = 0 or 5.5 V
All outputs is “H”
I CCZ
5.5
—
2.5
mA
VIN = 0 or 5.5 V
All outputs is “Z”
I CCT*2
5.5
—
1.5
mA
VIN = 3.4 or 0.5 V
Supply current
Notes: 1. Not more than one output should be shorted at a time and duration of the short circuit should not
exceed one second.
2. When input by the TTL level, it shows I CC increase at per one input pin.
4
HD74BC240A
Switching Test Method (CL = 50 pF)
Ta = 25°C
VCC = 5.0 V
Ta = –40 to 85°C
VCC = 5.0 V ±10%
Item
Symbol
Min
Max
Min
Max
Unit
Test Conditions
Propagation delay time
t PLH
3.0
6.0
3.0
7.0
ns
See under figure
t PHL
3.0
6.0
3.0
7.0
t ZH
3.0
8.0
3.0
10.0
t ZL
3.0
8.0
3.0
10.0
t HZ
3.0
7.0
3.0
9.0
t LZ
3.0
7.0
3.0
9.0
Input capacitanse
CIN
3.0(Typ)
—
pF
VIN = VCC or GND
Output capacitance
CO
15.0(Typ)
—
pF
VO = VCC or GND
Output enable time
Output disable time
ns
ns
Test Circuit
VCC
VCC
Output
*3
Input
Pulse Generator
Zout = 50 Ω
See Function Table
G
1A1
500 Ω
1Y1
CL =
50 pF
1A2
1.
2.
3.
7V
50 Ω Scope
Output
1A3
1Y2
Same as above
load circuit
1Y3
Same as above
load circuit
1Y4
Same as above
load circuit
1A4
Notes:
450 Ω
OPEN
CL includes probe and jig capacitance.
2G, 2A1-2A4 to 2Y1-2Y4 are identical to above load circuit.
Open: tPLH, t PHL , t ZH , t HZ
7 V: t ZL, t LZ
5
HD74BC240A
Waveforms-1
tf
tr
90%
Input A
90%
1.5 V
3V
1.5 V
10%
10%
0V
t PLH
t PHL
VOH
1.5 V
Output Y
1.5 V
VOL
Notes:
1.
2.
t r = 2.5 ns, tf = 2.5 ns
Input waveform: PRR =1 MHz, duty cycle 50%
Waveforms-2
tf
tr
90%
1.5 V
Input G
90%
1.5 V
10%
10%
3V
0V
t ZL
t LZ
3.5 V
1.5 V
Waveform–A
VOL + 0.3 V
t ZH
VOH – 0.3 V
Waveform–B
VOL
t HZ
VOH
1.5 V
0V
Notes:
1.
2.
3.
4.
6
t r = 2.5 ns, tf = 2.5 ns
Input waveform: PRR = 1 MHz, duty cycle 50%
Waveform-A shows input conditions such that the output is “L” level when enable by the
output control.
Waveform-B shows input conditions such that the output is “H” level when enable by the
output control.
HD74BC240A
Package Dimensions
Unit: mm
7
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,
copyright, trademark, or other intellectual property rights for information contained in this document.
Hitachi bears no responsibility for problems that may arise with third party’s rights, including
intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,
contact Hitachi’s sales office before using the product in an application that demands especially high
quality and reliability or where its failure or malfunction may directly threaten human life or cause risk
of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,
traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly
for maximum rating, operating supply voltage range, heat radiation characteristics, installation
conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used
beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable
failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other
consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without
written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor
products.
Hitachi, Ltd.
Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL
NorthAmerica
: http:semiconductor.hitachi.com/
Europe
: http://www.hitachi-eu.com/hel/ecg
Asia (Singapore)
: http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan)
: http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan
: http://www.hitachi.co.jp/Sicd/indx.htm
For further information write to:
Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose,CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223
Hitachi Europe GmbH
Electronic components Group
Dornacher Stra§e 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00
Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322
Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180
Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX
Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.