Ordering number : EN*5391 NMOS + CCD LC89975M PAL-Format Delay Line Preliminary Overview The LC89975M is a lower-cost PAL-Format CCD delay line based on the LC89970M, with the sizes of chip and package miniaturized and the external parts count reduced. Features • 5 V single-voltage power supply • On-chip 3× PLL circuit for 3·fsc operation from an fsc (4.43 MHz) input • Supports PAL/GBI and 4.43 NTSC systems, selected by a control pin input • Includes an on-chip comb filter for chrominance signal crosstalk exclusion. This adjustment-free circuit provides high-precision comb characteristics. • Peripheral circuits included on chip to allow operation with minimal external circuits. • Positive-phase signal input, positive phase signal output (luminance signal) • • • • • • • Auto-bias circuit Sync tip clamping circuit (luminance signal) Center bias circuit (chrominance signal) Sample-and-hold circuit PLL 3× circuit 3·fsc clock output circuit RD voltage generation step-up circuit Package Dimensions unit: mm 3111-MFP14S [LC89975M] Functions • CCD shift register (for chrominance and luminance signals) • CCD drive circuit • Circuit for switching the number of CCD stages • CCD signal addition circuit SANYO: MFP14S Specifications Absolute Maximum Ratings at Ta = 25°C Parameter Symbol Supply voltage Conditions Ratings VDD Allowable power dissipation Unit –0.3 to +6.0 Pdmax 250 V mW Operating temperature Topr –10 to +60 °C Storage temperature Tstg –55 to +150 °C Recommended Conditions at Ta = 25°C Parameter Symbol Conditions min typ max Unit Supply voltage VDD 4.75 5.00 5.25 V Clock input amplitude VCLK 300 500 1000 mVp-p Clock frequency FCLK — 4.43361875 — Chrominance signal input amplitude VIN-C — 350 500 mVp-p Luminance signal input amplitude VIN-Y — 400 572 mVp-p Sine wave MHz SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-0005 JAPAN 41596HA (OT) No. 5391-1/7 LC89975M Pin Assignment Block Diagram No. 5391-2/7 LC89975M Control Pin Mode (typical example) Chrominance signal delay (number of CCD stages) Luminance signal delay (number of CCD stages) Low PAL/GBI 2H (1705) + 0H (2.5) 1H (849) High 4.43 NTSC 1H (847) + 0H (2.5) 1H (843) CONT Switching levels Symbol min typ max Unit Low Low/High VL –0.3 0.0 +0.5 V High VH 2.0 5.0 6.0 V Note: Since a pull-down resistor of about 70 kΩ is built in the control pin circuit, it will remain fixed at the low level if left open. 3fsc Pin This pin outputs the 3·fsc clock signal generated by the PLL 3× circuit. Electrical Characteristics at VDD = 5.0 V, Ta = 25°C, FCLK = 4.43361875 MHz, VCLK = 500 mVp-p Parameter Power-supply current Symbol IDD-1 IDD-2 Test conditions 1 Switch states SW1 SW2 SW3 a a b b a b min typ max Unit 27 32 37 mA No. 5391-3/7 LC89975M Chrominance System Characteristics (with no signal applied to the Y-IN pin) Parameter Pin voltage (input) Pin voltage (output) Voltage gain Comb depth Symbol Clock leakage fsc) a a b a b a a b b a b a a b b a b a a b b a b a a b b a b VOUTC-1 0H delay time 2 VOUTC-2 GVC-1 GVC-2 CD-1 CD-2 3 4 5 LCK3C-1 a a b LCK3C-2 b a b a a b b a b a a b b a b a a a, b b a a, b a a b b a b LCK1C-1 6 LCK1C-2 NC-2 Output impedance SW3 b NC-1 Noise SW2 VINC-1 LNC-2 Clock leakage (3·fsc) Switch states SW1 VINC-2 LNC-1 Linearity Test conditions ZOC-1 ZOC-2 TDC-1 TDC-2 7 8 9 min typ max Unit 2.2 2.7 3.2 V 1.5 2.0 2.5 V 0 2 4 dB — –40 –35 dB –0.3 0.0 +0.3 dB — 10 50 mVrms — 0.5 1.5 mVrms — 0.5 2.0 mVrms 200 350 500 Ω — 245 — ns max Unit Luminance System Characteristics (with no signals applied to the C-IN1 and C-IN2 pins) Parameter Pin voltage (input) Pin voltage (output) Voltage gain Frequency response Differential gain Differential phase Linearity Clock leakage (3·fsc) Clock leakage (fsc) Noise Output impedance Delay time Symbol Test conditions Switch states SW1 SW2 SW3 VINY-1 a a b VINY-2 b a b a a b b a b a a b b a b a b b b b b VOUTY-1 10 VOUTY-2 GVY-1 GVY-2 GFY-1 GFY-2 11 12 DGY-1 a a b DGY-2 b a b a a b b a b a a b b a b DPY-1 13 DPY-2 LSY-1 LSY-2 14 min typ 1.7 2.2 2.7 V 0.8 1.3 1.8 V 0 2 4 dB –2 0 2 dB 0 5 7 % 0 5 7 deg 37 40 43 % — 10 50 mVrms — 0.5 1.5 mVrms — 0.5 2.0 mVrms 250 400 550 Ω LCK3Y-1 a a b LCK3Y-2 b a b a a b b a b a a b b a b a a c, b b a c, b a a b — 63.88 — b a b — 63.43 — LCK1Y-1 15 LCK1Y-2 NY-1 NY-2 ZOY-1 ZOY-2 TDY-1 TDY-2 16 17 18 µs No. 5391-4/7 LC89975M Test Conditions 1. Power-supply current with no input signal applied 2. Pin output voltage with no input signal applied (center bias voltage) 3. Measure the C-OUT output when 350-mVp-p sine wave signals are input to C-IN1 and C-IN2. GVC = 20 log C-OUT output [mVp-p] [dB] 350 [mVp-p] Measured frequencies GVC-1 4.429662 MHz GVC-2 4.425694 MHz (PAL/GBI) (4.43 NTSC) 4. Measure the comb depth from the C-OUT output when 350-mVp-p sine wave signals of frequency fa are input to CIN1 and C-IN2 and when signals of frequency fb are input. CD = 20 log The C-OUT output for an fb input [mVp-p] [dB] The C-OUT output for an fa input [mVp-p] Measured frequencies CD-1 CD-2 fa 4.429662 MHz 4.425694 MHz fb 4.425756 MHz 4.417819 MHz (PAL/GBI) (4.43 NTSC) 5. Measure the C-OUT output when 200-mVp-p sine wave signals are input to C-IN1 and C-IN2 and when 500-mVp-p sine wave signals are input and calculate the gain difference. LNC = 20 log input [mVp-p] Output for a 200-mVp-p input [mVp-p] ( Output for a 500-mVp-p / ) [dB] 500 [mVp-p] 200 [mVp-p] Measured frequencies LNC-1 4.429662 MHz LNC-2 4.425694 MHz (PAL/GBI) (4.43 NTSC) 6. Measure the 3·fsc (13.3 MHz) and fsc (4.43 MHz) components in the C-OUT output with no input signal applied. 7. Measure the noise in the C-OUT output with no input signal applied. Set up the noise meter with a 200-kHz high-pass filter and a 5-MHz low-pass filter. 8. Let V1 be the C-OUT output when 350-mVp-p sine wave signals are input to C-IN1 and C-IN2 with SW3 in the a position, and V2 be the C-OUT output with SW3 in the b position. ZOC = V2 [mVp-p] – V1 [mVp-p] × 500 [Ω] V1 [mVp-p] Measured frequencies ZOC-1 4.429662 MHz ZOC-2 4.425694 MHz (PAL/GBI) (4.43 NTSC) No. 5391-5/7 LC89975M 9. The C-OUT output delay time with respect to a C-IN1 input (the 2.5-bit CCD delay) 10. The pin output voltage when no input signal is applied (the clamp voltage) 11. Measure the Y-OUT output when a 200-kHz 400-mVp-p sine wave is input to Y-IN. GVY = 20 log Y-OUT output [mVp-p] [dB] 400 [mVp-p] 12. Measure the Y-OUT output when a 200-kHz 200-mVp-p sine wave is input to Y-IN and when 3.3-MHz 200-mVp-p sine wave is input. GFY = 20 log The Y-OUT output for a 3.3-MHz input [mVp-p] [dB] The Y-OUT output for a 200-kHz input [mVp-p] Adjust Vbias to set the bias to the clamp level plus 250 mV. 13. Apply a 5-step waveform (see the figure) to Y-IN and measure the Y-OUT output differential gain and differential phase with a vectorscope. 14. Apply a 5-step waveform (see the figure) to Y-IN and measure the Y-OUT output luminance signal level (Y) and sync level (S). LSY = S [mV] × 100 [%] Y [mV] 15. Measure the 3·fsc (13.3 MHz) and fsc (4.43 MHz) components in the Y-OUT output with no input signal applied. 16. Measure the noise in the Y-OUT output with no input signal applied. Set up the noise meter with a 200-kHz high-pass filter, a 5-MHz low-pass filter, and a 4.43-MHz trap filter. 17. Let V1 be the Y-OUT output when a 200-kHz 400-mVp-p sine wave signal is input to Y-IN and with SW3 in the c position, and V2 be the Y-OUT output with SW3 in the b position. ZOY = V2 [mVp-p] – V1 [mVp-p] × 500 [Ω] V1 [mVp-p] 18. The Y-OUT output delay time with respect to inputs to Y-IN. No. 5391-6/7 LC89975M Test Circuit ■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. ■ Anyone purchasing any products described or contained herein for an above-mentioned use shall: ➀ Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: ➁ Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally. ■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of April, 1996. Specifications and information herein are subject to change without notice. PS No. 5391-7/7