STMICROELECTRONICS 74LVX4245MTR

74LVX4245
OCTAL DUAL SUPPLY BUS TRANSCEIVER
■
■
■
■
■
■
■
HIGH SPEED:
tPD = 8.5 ns (MAX.) at
VCCA=5.0V VCCB = 3.3V
LOW POWER DISSIPATION:
ICCA = ICCB =5µA(MAX.) at TA=25°C
LOW NOISE: VOLP =0.3V (TYP.) at
VCCA=5.5V VCCB=3.3V
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN)
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
OPERATING VOLTAGE RANGE:
VCCA(OPR) = 4.5V to 5.5V (1.2V Data Retention)
VCCB(OPR) = 2.7V to 3.6V (1.2V Data Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 4245
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74LVX4245 is a dual supply low voltage
CMOS OCTAL BUS TRANSCEIVER fabricated
with sub-micron silicon gate and double-layer
metal wiring C2MOS technology. Designed for use
as an interface between a 5V bus and a 3.3V bus
in a mixed 5V/3.3V supply systems, it achieves
high speed operation while maintaining the CMOS
low power dissipation.
SOP
TSSOP
Table 1: Order Codes
PACKAGE
T&R
SOP
TSSOP
74LVX4245MTR
74LVX4245TTR
This IC is intended for two-way asynchronous
communication between data buses and the
direction of data transmission is determined by
DIR input. The enable input G can be used to
disable the device so that the buses are effectively
isolated.
The A-port interfaces with the 5V bus, the B-port
with the 3.3V bus.
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
Figure 1: Pin Connection And IEC Logic Symbols
August 2004
Rev. 6
1/13
74LVX4245
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description
PIN N°
SYMBOL
NAME QND FUNCTION
2
3, 4, 5, 6, 7,
8, 9, 10
21, 20, 19,
18, 17, 16,
15, 14
22
11, 12, 13
23
1
DIR
A1 to A8
Directional Control
Data Inputs/Outputs
B1 to B8
Data Inputs/Outputs
G
GND
NC
VCCA
Output Enable Input
Ground (0V)
Not Connected
Positive Supply Voltage
24
VCCB
Positive Supply Voltage
Table 3: Truth Table
INPUTS
FUNCTION
OUTPUT
G
DIR
A BUS
B BUS
L
L
H
L
H
X
OUTPUT
INPUT
Z
INPUT
OUTPUT
Z
A=B
B=A
Z
X : Don’t Care
Z : High Impedance
Table 4: Absolute Maximum Ratings
Symbol
Parameter
VCCA
Supply Voltage
VCCB
Supply Voltage
Value
Unit
-0.5 to +7.0
V
-0.5 to +7.0
V
DC Input Voltage
-0.5 to VCCA + 0.5
V
VI/OA
DC I/O Voltage
V
VI/OB
DC I/O Voltage
-0.5 to VCCA + 0.5
-0.5 to VCCB + 0.5
VI
V
IIK
DC Input Diode Current
± 20
mA
IOK
DC Output Diode Current
± 50
mA
IOA
DC Output Current
± 50
mA
IOB
DC Output Current
± 50
mA
ICCA
DC VCC or Ground Current
± 200
mA
ICCB
DC VCC or Ground Current
± 100
mA
Pd
Power Dissipation
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
180
mW
-65 to +150
°C
300
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
2/13
74LVX4245
Table 5: Recommended Operating Conditions
Symbol
Parameter
Value
Unit
4.5 to 5.5
V
VCCA
Supply Voltage (note 1)
VCCB
Supply Voltage (note 1)
2.7 to 3.6
V
Input Voltage
0 to VCCA
0 to VCCA
V
0 to VCCB
-55 to 125
V
°C
0 to 10
ns/V
VI
VI/OA
I/O Voltage
VI/OB
I/O Voltage
Top
dt/dv
Operating Temperature
Input Rise and Fall Time (note 2)
V
1) VIN from 30% to 70% of VCC
2) VCCA = 4.5 to 5.5V; VCCB = 2.7 to 3.6V;
Table 6: DC Specifications For VCCA
Test Condition
Symbol
Parameter
VIHA
High Level Input
Voltage
VILA
Low Level Input
Voltage
VOHA
High Level
Output Voltage
VOLA
IIA
Low Level Output
Voltage
Value
TA = 25 °C
VCCA VCCB
(V)
(V)
Min.
Typ.
-40 to 85 °C -55 to 125°C Unit
Max.
Max.
Max.
3.3
3.3
3.3
3.3
4.5
3.0
IO=-100 µA
4.4
4.5
3.0
IO=-24 mA
3.86
4.5
3.0
IO=100 µA
0.1
0.1
0.1
4.5
3.0
IO=24 mA
0.36
0.44
0.44
5.5
3.6
VI = VCC or GND
± 0.1
±1
±1
µA
5.5
3.6
VIA = VIHA or VILA
VIB = VIHB or VILB
VI/OA = VCCA or
GND
VIA = VCCA or
GND
VIB = VCCB or
GND
VIA = VCCA - 2.1V
VIB = VCCB or
GND
± 0.5
±5
±5
µA
5
50
50
µA
1.35
1.5
1.5
mA
IOZA
ICCtA
Quiescent Supply
Current
5.5
3.6
∆ICCtA
Maximum
Quiescent Supply
Current / Input
(An, DIR, G)
5.5
3.6
2.0
2.0
Min.
4.5
5.5
4.5
5.5
Input Leakage
Current
High Impedance
Output Leakage
Current
2.0
2.0
Min.
0.8
0.8
4.5
0
2.0
2.0
0.8
0.8
V
0.8
0.8
4.4
4.4
3.76
3.76
V
V
V
3/13
74LVX4245
Table 7: DC Specifications For VCCB
Test Condition
Symbol
Parameter
VIHB
High Level Input
Voltage
VILB
Low Level Input
Voltage
VOHB
High Level
Output Voltage
VOLB
IIB
Low Level Output
Voltage
Value
TA = 25 °C
VCCA VCCB
(V)
(V)
Min.
5.0
5.0
5.0
5.0
3.6
2.7
3.6
2.7
4.5
3.0
IO=-100 µA
2.9
4.5
3.0
IO=-12 mA
4.5
2.7
IO=-8 mA
Typ.
-40 to 85 °C -55 to 125°C Unit
Max.
2.0
2.0
Min.
Max.
2.0
2.0
0.8
0.8
3.0
Min.
Max.
2.0
2.0
0.8
0.8
V
0.8
0.8
2.9
2.9
2.48
2.4
2.4
2.26
2.2
2.2
V
V
4.5
3.0
IO=100 µA
0.1
0.1
0.1
4.5
3.0
IO=12 mA
0.31
0.40
0.40
4.5
2.7
IO=8 mA
0.31
0.40
0.40
5.5
3.6
VI = VCCA or GND
± 0.1
±1
±1
µA
5.5
3.6
VIA = VIHA or VILA
VI/Ob = VCCb or
GND
VIA = VCCA or
GND
VIB = VCCB or
GND
VIA = VCCA or
GND
VIB = VCCB - 0.6V
± 0.5
±5
±5
µA
5
50
5
µA
0.35
0.5
0.35
mA
IOZB
Input Leakage
Current
High Impedance
Output Leakage
Current
ICCtB
Quiescent Supply
Current
5.5
3.6
∆ICCtB
Maximum
Quiescent Supply
Current / Input
5.5
3.6
0.0
V
Table 8: Dynamic Switching Characteristics
Test Condition
Symbol
Parameter
VOLPA
Dynamic Low Level
Quiet Output (note 1,
2)
Dynamic Low Level
Quiet Output (note 1,
2)
Dynamic High Voltage
Input (note 1, 3)
Dynamic Low Voltage
Input (note 1, 3)
Dynamic High Voltage
Input (note 1, 3)
Dynamic Low Voltage
Input (note 1, 3)
VOLPB
VIHDA
VILDA
VIHDB
VILDB
VCCA VCCB
(V)
(V)
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
Value
TA = 25 °C
Min.
-1.2
Typ.
Max.
1.0
1.5
Max.
Min.
Max.
1.2
V
-0.5
2
0.8
V
V
2
0.8
Min.
V
-0.6
0.8
-0.8
-40 to 85 °C -55 to 125°C Unit
V
V
1) Worst case package
2) Max number of output defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3V to threshold (VILD). 0V to threshold
(VIHD) f = 1MHz
4/13
74LVX4245
Table 9: AC Electrical Characteristics (CL = 50pF, Input tr = tf = 3ns)
Value (3)
Test Condition
Symbol
tPLH
tPHL
tPZL
tPZH
tPLZ
tPHZ
tPLH
tPHL
tPZL
tPZH
tPLZ
tPHZ
tOSLH
tOSHL
Parameter
Propagation Delay
Time (An to Bn)
Propagation Delay
Time (An to Bn)
Output Enable
Time (G to Bn)
Output Enable
Time (G to Bn)
Output Disable
Time (G to Bn)
Output Disable
Time (G to Bn)
Propagation Delay
Time (Bn to An)
Propagation Delay
Time (Bn to An)
Output Enable
Time (G to An)
Output Enable
Time (G to An)
Output Disable
Time (G to An)
Output Disable
Time (G to An)
Output To Output
Skew Time (note1,
2)
VCCB
(V)
TA = 25°C
Min.
Typ.
Max.
2.7
(*)
5.1
-55 to 125°C
Min.
Max.
Min.
Max.
1.0
10.0
1.0
11.0
1.0
9.0
1.0
10.0
1.0
10.0
1.0
11.0
1.0
9.0
1.0
10.0
1.0
11.5
1.0
12.5
1.0
10.5
1.0
11.5
1.0
11.5
1.0
11.5
10.5
1.0
11.5
3.0
2.7
1.0
3.0(*)
2.7
1.0
5.3
8.5
(*)
3.0
2.7
1.0
6.5
10.0
3.0(*)
2.7
1.0
6.7
10.0
1.0
1.0
10.0
1.0
11.0
3.0(*)
2.7
1.0
6.0
9.5
1.0
10.0
1.0
11.0
1.0
7.5
1.0
8.5
3.0(*)
2.7
1.0
1.0
7.0
1.0
8.0
1.0
10.0
1.0
11.0
3.0(*)
2.7
1.0
1.0
9.0
1.0
10.0
1.0
10.0
1.0
11.0
3.0(*)
2.7
1.0
5.5
8.5
1.0
9.0
1.0
10.0
1.0
10.0
1.0
11.0
3.0(*)
1.0
5.2
9.0
1.0
9.5
1.0
10.5
1.0
10.0
1.0
11.0
9.5
1.0
10.5
3.3
5.4
8.5
-40 to 85°C
6.5
8.5
2.7
3.0(*)
2.7
1.0
5.8
9.0
1.0
1.0
7.5
1.0
8.5
3.0(*)
2.7
1.0
3.9
7.0
1.0
7.5
1.0
8.5
1.0
7.5
1.0
8.5
3.0(*)
2.7
1.0
7.0
1.0
3.3(**)
2.9
6.5
0.5
0.5
1.0
1.0
1.0
1.5
1.5
Unit
ns
ns
ns
ns
ns
ns
8.0
1.5
1.5
ns
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|
2) Parameter guaranteed by design
3) Typical values at VCCA = 5.0V, VCCB = 3.3V
(*) Voltage range is 3.0V ± 0.3V
5/13
74LVX4245
Table 10: Capacitive Characteristics
Test Condition
Symbol
CINA
CI/O
CPD
CPD
Parameter
Input
Capacitance
Input/Output
Capacitance
Dynamic Low
Level Quiet
Output (note 1)
A to B
Dynamic Low
Level Quiet
Output (note 1)
B to A
VCCA VCCB
(V)
(V)
open open
Value
TA = 25 °C
Min.
-40 to 85 °C -55 to 125°C Unit
Typ.
Max.
4.5
10
Min.
Max.
Min.
10
Max.
10
V
3.3
5.0
10
V
3.3
5.0
55
V
3.3
5.0
40
V
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/8 (per circuit)
Figure 3: Test Circuit
TEST
SWITCH
tPLH, tPHL
Open
tPZLH, tPLZ
2VCC
tPZH, tPHZ
Open
CL = 50pF or equivalent (includes jig and probe capacitance)
RL = R1 = 500Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
6/13
74LVX4245
Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)
7/13
74LVX4245
SO-24 MECHANICAL DATA
DIM.
mm.
MIN.
TYP
inch
MAX.
MIN.
TYP.
MAX.
A
2.35
2.65
0.093
0.104
A1
0.1
0.30
0.004
0.012
B
0.33
0.51
0.013
0.020
C
0.23
0.32
0.009
0.013
D
15.20
15.60
0.598
0.614
E
7.4
7.6
0.291
0.299
e
1.27
0.050
H
10.00
10.65
0.394
0.419
h
0.25
0.75
0.010
0.030
L
0.4
1.27
0.016
0.050
k
0°
8°
0°
8°
ddd
0.100
0.004
0070769C
8/13
74LVX4245
TSSOP24 MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
MAX.
A
MIN.
TYP.
MAX.
1.1
A1
0.05
0.15
A2
0.043
0.002
0.006
0.9
0.035
b
0.19
0.30
0.0075
0.0118
c
0.09
0.20
0.0035
0.0079
D
7.7
7.9
0.303
0.311
E
4.3
4.5
0.169
0.177
e
0.65 BSC
0.0256 BSC
H
6.25
6.5
0.246
0.256
K
0°
8°
0°
8°
L
0.50
0.70
0.020
0.028
A
A2
A1
b
K
e
L
H
c
D
E
PIN 1 IDENTIFICATION
1
7047476B
9/13
74LVX4245
Tape & Reel SO-24 MECHANICAL DATA
mm.
inch
DIM.
MIN.
A
MAX.
MIN.
330
13.2
TYP.
MAX.
12.992
C
12.8
D
20.2
0.795
N
60
2.362
T
10/13
TYP
0.504
30.4
0.519
1.197
Ao
10.8
11.0
0.425
0.433
Bo
15.7
15.9
0.618
0.626
Ko
2.9
3.1
0.114
0.122
Po
3.9
4.1
0.153
0.161
P
11.9
12.1
0.468
0.476
74LVX4245
Tape & Reel TSSOP24 MECHANICAL DATA
mm.
inch
DIM.
MIN.
A
TYP
MAX.
MIN.
330
MAX.
12.992
C
12.8
D
20.2
0.795
N
60
2.362
T
13.2
TYP.
0.504
22.4
0.519
0.882
Ao
6.8
7
0.268
0.276
Bo
8.2
8.4
0.323
0.331
Ko
1.7
1.9
0.067
0.075
Po
3.9
4.1
0.153
0.161
P
11.9
12.1
0.468
0.476
11/13
74LVX4245
Table 11: Revision History
Date
Revision
27-Aug-2004
6
12/13
Description of Changes
Ordering Codes Revision - pag. 1.
74LVX4245
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
13/13