L9377 ® DUAL INTELLIGENT POWER LOW SIDE SWITCH DUAL POWER LOW SIDE DRIVER WITH 2 x 5A LOW RDSON TYPICALLY 200mΩ @ TJ = 25°C INTERNAL OUTPUT CLAMPING DIODES VFB=50V FOR INDUCTIVE RECIRCULATION LIMITED OUTPUT VOLTAGE SLEW RATE FOR LOW EMI µP COMPATIBLE ENABLE AND INPUT WIDE OPERATING SUPPLY VOLTAGE RANGE 4.5V TO 45V REAL TIME DIAGNOSTIC FUNCTIONS: - OUTPUT SHORTED TO GND - OUTPUT SHORTED TO VSS - OPEN LOAD - LOAD BYPASS DEVICE PROTECTION FUNCTIONS: - OVERLOAD DISABLE - REVERSE BATTERY UP TO -16V @ VS - THERMAL SHUTDOWN MULTIPOWER BCD TECHNOLOGY DIE ORDERING NUMBER: L9377DIE1 BCD mixed technology. It is especially intended to drive valves in automotive environment. Its inputs are µP compatible for easy driving. Particular care has been taken to protect the device against failures, to avoid electro-magnetic interferences and to offer extensive real time diagnostic. DESCRIPTION The L9377 is a monolithic integrated dual low side driver realized in an advanced MultipowerBLOCK DIAGRAM IN1 OUT1 Channel 1 DIAG1 VS EN OUT2 Output Control IN2 RO Overtemp Q DIAG2 R S Delay Timer Diagnostic Control Overload Openload Channel 2 GND July 2000 1/9 L9377 ABSOLUTE MAXIMUM RATINGS (no damage or latch) Symbol Value Unit VSDC DC supply voltage -16 to 45 V VSTR VIN,EN VDDC Transient supply voltage ( t ≤ 500ms ) Input voltage ( | ≤ | 10mA | ) 60 -1.5 to 6 V V Diagnostic DC output voltage ( | ≤ | 50mA | ) DC output voltage -0.3 to 16 45 V V 60 V VODC VOTR IO IOR EO TjEO Tj Ta TjDIS Parameter Transient output voltage ( RL ≥ 4Ω ) Output load current internal limited Reverse output current limited by load -4 A 50 175 190 mJ °C °C Junction temperature -40 to +150 °C Storage temperature Thermal disable junction temp, threshold -55 to +150 180 to 210 °C °C Switch-off energy for inductive loads (tEO = 250µs, T = 5ms) Junction temperature during switch-off ∑t ≤ 30min ∑t ≤ 15min ELECTRICAL CHARACTERISTICS (Operating Range) - The electrical characteristics are valid within the below defined operative range, unless otherwise specified. Symbol Min. Typ. Max. Unit VS VD Board supply voltage Stabilized diagnostic output voltage Parameter Test Condition 4.5 -0.3 12 5 32 16 V V Tj1 Junction Temperature -40 150 °C Tj2 Junction temperature ∑t ≤ 15min *) 150 210 °C *) Parameter will be guaranted by correlation Symbol Parameter Value Tj1 Test Condition Min. ISSB VDL Diagnostic ouput low voltage b) c) VEN = L, VO ≥ VOUV b) c) VEN = VIN = H b) ID = 2mA c) ID = 1mA IDLE Diagnostic output leakage current VS = 0V or VS = open; VD = 5.5V Tj ≤ 125°C ID Diagnostic output current capability Open load voltage threshold VD ≤ 16V DIAG = L VEN = X, VIN = L Open load difference voltage threshold b) VEN = X, VIN1,2 = L 16V ≥ VOC ≥ VOUV VOC = output voltage of other channel c) IS VOUV ∆VOUV1,2 IOUC 2/9 Static standby supply current DC supply current Open load current threshold a) VEN = VIN = H c) Value Tj2 Min. Unit Typ. Max. 0.73 1.5 15 Max. mA mA 1.3 5 15 mA mA 0.35 0.5 0.7 V 0.1 2 20 µA 2 6 30 0.51 x VS VOC0.9V 0.55 x VS VOC1.25V 0.59 x VS VOC1.6V VOC0.7V VOC1.25V VOC1.8V 100 20 320 480 mA 0.5 x VS 0.8 0.65 x VS 1.7 V V1) V 580 mA mA L9377 ELECTRICAL CHARACTERISTICS (continued) Symbol Parameter Value Tj1 Test Condition Min. Typ. Max. IOOC Over load current threshold b) 5 7 VOCL Output voltage during clamping IOCL ≥ 100mA 45 52 60 SON,OFF Output (fall, rise) slew rate a) Fig. 2 200 1500 3200 Internal output pull down resistor VEN = L 10 20 40 Output on resistance VS > 9.5V IO = 2A Tj = 25°C; Tj = 150°C 200 300 500 RIO RDSON V(EN,IN)L Logic input low voltage V(EN,IN)H Logic input high voltage V(EN,IN)hys |IEN, IN| ≤ 10mA Logic input hysteresis Value Tj2 Min. Max. 4 Unit A V 200 3500 V/rms 50 KΩ mΩ mΩ -1.5 1 2 5.5 V V 0.2 0.4 0.8 0.8 V IEN Enable input sink current 1V ≤ VEN ≤ 5.5V 10 30 60 80 µA IIN Logic input sink current 1V ≤ VIN ≤ 5.5V 40 95 180 240 µA Output delay ON time Output delay OFF time Fig. 2 4 25 µs 15 30 µs tD ON tD OFF tD H-L, Diag. 5 Diag. delay output OFF time 5 tD IOu Diagnostic open load delay time Fig. 4 tDOL Diagnostic overload delay switch-off time Fig. 1 50 65 90 µs 8 50 µs 160 300 µs a) 9V ≤ VS ≤ 16V (Nominal operating range) RL ≤ 6Ω, IO ≤ IOOC b) 6.5V ≤ VS ≤ 16V (Diagnostic operation range) c) 4.5V ≤ VS < 6.5V and 16V < VS ≤ 32V (Extended operation range) 1) Limit under evaluation. 3/9 L9377 DIAGNOSTIC TABLE (Operating range: 4.5V ≤ VS ≤ 32V) Conditions Normal function EN IN Out Diag. L H H X L H off off on (*) L L H L X off H H GND short VOtyp < 0.55V Load bypass VO1,2 ≥ 1.25V H L off Open load IOtyp < 320mA H H on (*) L Tj typ ≥ 175°C Overtemperature (**) X X L H off off H L Latched Over load IOmin > 5A X H Reset over load latch X off L D.C. D.C. (*) for 4.5V ≤ VS < 6.5V, IO ≤ 2A diag. table is valid. (**) If one diag. status shows the overtemp. recognition, in parallel this output will be switched OFF internally. The corresponding channel should be switched OFF additional by its Input or ENABLE signal, otherwise the overload latch will be set after tDOL is passed. This behaviour will be related to the overdrop sensing which will be used as over load recognition. Figure 1: Diagnostic overload delay time UI 5V t IO IO SC 5A IO UC td OL t UD 5V t 4/9 L9377 Figure 2: Output slope. U IN 5V V (IN)H V (IN)L td on t td off U OUT VO C 0.85VO C VS VS-VO C C 0.85VS VO UV 0.15VS Soff Son t V DIAG VD 0.5V D tD t H-L Diag 5/9 L9377 Figure 3: Block diagram - Open load voltage detection. VBatt. L1 L2 OUT1 OUT2 IN1 IN2 R IO R IO VS 55% & & R Latch S R Q S Latch Q 6/9 & & VO UV1 VO UV2 - + + - Enable VD IO u IO o VO u V IN normal operation OFF td IO td on u normal operation ON open load current td OL over load current latched over. load diagnostic td IO td on u normal operation ON td off open load voltage V EN normal operation OFF open load voltage L9377 Figure 4: Logic diagram. 7/9 open load current latch reset open load current L9377 CIRCUIT DESCRIPTION The L9377 is a dual low side driver for inductive loads like valves in automotive environment. The device is enabled by a common CMOS compatible ENABLE high signal. The internal pull down current sources at the ENABLE and INPUT pins protect the device in open input conditions against malfunctions. An output slope limitation for du/dt is implemented to reduce the EMI. An integrated active flyback voltage limitation clamps the output voltage during the flyback phase to 50V. Each driver is protected against short circuit and thermal overload. In short circuit condition the output will be disabled after a short delay time tDOL to suppress spikes. This disable is latched until a negative slope occure at the correspondent input pin. The thermal disable for TJ > 175°C of the output will be reseted if the junction temperature decreases about 20°C below the disable threshold temperature. For the real time error diagnosis the voltage and the current of the outputs are compared with internal fixed values VOUV for OFF and IOUC for ON conditions to recognize open load (RL ≥ 20KΩ, RL > 38Ω) in ON and OFF conditions. The diagnostic operates also in the extended supply voltage range of 4.5V ≤ VS ≤ 32V. Also the output voltages VO1,2 are compared against each other in OFF condition with a fixed offset of ∆VOUV 1,2 to recognize GND bypasses. To suppress mail ∆VO diagnoses during the flyback phases of the compared output, the ∆VO diagnostic includes a latch function. Reaching the flyback clamping voltage VOC the diagnostic signal is reseted by a latch. To activate again this kind of diagnostic a low signal at the correspondent INPUT or the ENABLE pin must occur (see also Fig.3). The diagnostic output level in connection with different ENABLE and INPUT conditions allows to recognize different fail states, like overtemp, short to VSS, short to GND, bypass to GND and disconnected load (see also page 7 diagnostic table). The diagnostic output is also protected against short to UDmax. Oversteping the over load current threshold IOo, the output current will be limited internally during the diagnostic overload delay switch-off time tDOL. Figure 5: Application circuit diagram. +5V IN1 Z VALVE Channel 1 OUT1 DIAG1 VS EN µP Output Control Controller OUT2 RO Overtemp IN2 R Q S Delay Timer Overload DIAG2 Diagnostic Control Openload Channel 2 GND 8/9 Z VALVE V Batt L9377 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics © 2000 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com 9/9