TI SN75472P

SN75471 THRU SN75473
DUAL PERIPHERAL DRIVERS
SLRS024 – DECEMBER 1976 – REVISED MAY 1990
D OR P PACKAGE
(TOP VIEW)
PERIPHERAL DRIVERS FOR
HIGH-VOLTAGE HIGH-CURRENT DRIVER
APPLICATIONS
D
D
D
D
D
D
D
D
Characterized for Use to 300 mA
High-Voltage Outputs
No Output Latch-Up at 55 V (After
Conducting 300 mA)
Medium-Speed Switching
Circuit Flexibility for Varied Applications
and Choice of Logic Function
TTL-Compatible Diode-Clamped Inputs
Standard Supply Voltages
Plastic DIP (P) With Copper Lead Frame
Provides Cooler Operation and Improved
Reliability
1A
1B
1Y
GND
1
8
2
7
3
6
4
5
VCC
2B
2A
2Y
SUMMARY OF SERIES SN75471
DEVICE
LOGIC OF
PACKAGES
COMPLETE CIRCUIT
SN75471
SN75472
SN75473
AND
NAND
OR
D, P
D, P
D, P
description
Series SN75471 dual peripheral drivers are functionally interchangeable with series SN75451B and series
SN75461 peripheral drivers, but are designed for use in systems that require higher breakdown voltages than
either of those series can provide at the expense of slightly slower switching speeds than series 75451B (limits
are the same as series SN75461). Typical applications include high-speed logic buffers, power drivers, relay
drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.
The SN75471, SN75472, and SN75473 are dual peripheral AND, NAND, and OR drivers, respectively,
(assuming positive logic), with the output of the logic gates internally connected to the bases of the npn output
transistors.
Series SN75471 drivers are characterized for operation from 0°C to 70°C.
Copyright  1990, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN75471 THRU SN75473
DUAL PERIPHERAL DRIVERS
SLRS024 – DECEMBER 1976 – REVISED MAY 1990
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Inter-emitter voltage (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Off-state output voltage, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 V
Continuous collector or output current (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mA
Peak collector or output current (tw ≤ 10 ms, duty cycle ≤ 50%, see Note 3) . . . . . . . . . . . . . . . . . . . . . 500 mA
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
NOTES: 1. Voltage values are with respect to the network GND, unless otherwise specified.
2. This is the voltage between two emitters, A and B.
3. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time
interval must fall within the continuous dissipation rating.
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
D
725 mW
5.8 mW/°C
464 mW
P
1000 mW
8.0 mW/°C
640 mW
recommended operating conditions
Supply voltage, VCC
High-level input voltage, VIH
MIN
NOM
MAX
UNIT
4.75
5
5.25
V
2
Low-level input voltage, VIL
Operating free-air temperature, TA
2
0
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
V
0.8
V
70
°C
SN75471 THRU SN75473
DUAL PERIPHERAL DRIVERS
SLRS024 – DECEMBER 1976 – REVISED MAY 1990
logic symbol†
1A
1B
2A
2B
logic diagram (positive logic)
1
&
2
3
1Y
5
7
2Y
5
6
2A
4
† This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
A
B
L
L (on state)
L
H
L (on state)
H
L
L (on state)
H
H
H (off state)
GND
SN75471 schematic (each driver)
VCC
Y
L
2Y
7
2B
SN75471 FUNCTION TABLE
(each driver)
1Y
2
1B
6
3
1
1A
4 kΩ
1.6 kΩ
130 Ω
Y
A
positive logic:
Y = AB or A + B
B
500 Ω
1 kΩ
GND
Resistor values shown are nominal.
electrical characteristics over recommended operating free-air temperature range
SN75471
PARAMETER
VIK
IOH
Input clamp voltage
VOL
Low level output voltage
Low-level
II
IIH
Input current at maximum input voltage
IIL
ICCH
Low-level input current
TEST CONDITIONS
High-level output current
High-level input current
Supply current, outputs high
ICCL Supply current, outputs low
‡ All typical values are at VCC = 5 V, TA = 25°C.
MIN
UNIT
TYP‡
MAX
– 1.2
– 1.5
V
100
µA
VCC = 4.75 V,
VCC = 4.75 V,
II = – 12 mA
VIH = 2 V,
VCC = 4.75 V,
VCC = 4.75 V,
VIL = 0.8 V,
VIL = 0.8 V,
VCC = 5.25 V,
VCC = 5.25 V,
VI = 5.5 V
VI = 2.4 V
40
µA
VCC = 5.25 V,
VCC = 5.25 V,
VI = 0.4 V
VI = 5 V
–1
– 1.6
mA
7
11
mA
VCC = 5.25 V,
VI = 0
52
65
mA
VOH = 70 V
IOL = 100 mA
0.25
0.4
IOL = 300 mA
0.5
0.7
1
V
mA
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
tPLH
tPHL
Propagation delay time, low-to-high-level output
tTLH
tTHL
Transition time, low-to-high-level output
VOH
Propagation delay time, high-to-low-level output
IO ≈ 200 mA,,
RL = 50 Ω,
CL = 15 pF,,
See Figure 1
VS = 55 V,
See Figure 2
IO ≈ 300 mA,
SN75471
MIN
Transition time, high-to-low-level output
High level output voltage after switching
High-level
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
VS – 18
TYP
MAX
30
55
25
40
8
20
10
20
UNIT
ns
mV
3
SN75471 THRU SN75473
DUAL PERIPHERAL DRIVERS
SLRS024 – DECEMBER 1976 – REVISED MAY 1990
logic symbol†
1A
1B
2A
2B
logic diagram (positive logic)
1
&
2
3
6
5
7
1Y
1Y
2
1B
2Y
3
1
1A
5
6
2A
2Y
7
2B
4
† This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
SN75472 FUNCTION TABLE
(each driver)
A
B
Y
L
L
H (off state)
L
H
H (off state)
H
L
H (off state)
H
H
L (on state)
GND
SN75472 schematic (each driver)
VCC
1.6 kΩ
1.6 kΩ
4 kΩ
130 Ω
Y
A
positive logic:
Y = AB or A + B
B
1 kΩ
500 Ω
1 kΩ
GND
Resistor values shown are nominal.
electrical characteristics over recommended operating free-air temperature range
PARAMETER
VIK
IOH
TEST CONDITIONS
Input clamp voltage
VCC = 4.75 V,
VCC = 4.75 V,
High-level output current
VCC = 4.75 V,
VCC = 4.75 V,
VOL
Low level output voltage
Low-level
II
IIH
Input current at maximum input voltage
IIL
ICCH
Low-level input current
High-level input current
VCC = 5.25 V,
VCC = 5.25 V,
VCC = 5.25 V,
VCC = 5.25 V,
Supply current, outputs high
ICCL Supply current, outputs low
‡ All typical values are at VCC = 5 V, TA = 25°C.
VCC = 5.25 V,
SN75472
MIN TYP‡
MAX
UNIT
– 1.2
– 1.5
V
100
µA
II = – 12 mA
VIH = 2 V,
VOH = 70 V
VIL= 0.8 V, IOL = 100 mA
VIL= 0.8 V,
VI = 5.5 V
IOL = 300 mA
0.25
0.4
0.5
0.7
1
VI = 2.4 V
VI = 0.4 V
VI = 5 V
VI = 0
V
mA
40
µA
–1
– 1.6
mA
13
17
mA
61
76
mA
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
tPLH
tPHL
Propagation delay time, low-to-high-level output
tTLH
tTHL
Transition time, low-to-high-level output
VOH
4
Propagation delay time, high-to-low-level output
IO ≈ 200 mA,,
RL = 50 Ω,
CL = 15 pF,,
See Figure 1
VS = 55 V,
See Figure 2
IO ≈ 300 mA,
SN75472
MIN
Transition time, high-to-low-level output
High level output voltage after switching
High-level
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
VS – 18
TYP
MAX
45
65
30
50
13
25
10
20
UNIT
ns
mV
SN75471 THRU SN75473
DUAL PERIPHERAL DRIVERS
SLRS024 – DECEMBER 1976 – REVISED MAY 1990
logic symbol†
1A
1B
2A
2B
logic diagram (positive logic)
1
≥1
2
6
3
5
7
1Y
1A
1B
2Y
2A
2B
† This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
FUNCTION TABLE
(each driver)
A
B
L
L
L (on state)
L
H
H (off state)
L
H (off state)
H
H
H (off state)
1Y
2
5
6
2Y
7
4
GND
schematic (each driver)
VCC
Y
H
3
1
4 kΩ
1.6 kΩ
130 Ω
4 kΩ
Y
A
positive logic:
Y = A + B or A B
B
500 Ω
1 kΩ
GND
Resistor values shown are nominal.
electrical characteristics over recommended operating free-air temperature range
SN75473
PARAMETER
VIK
IOH
TEST CONDITIONS
Input clamp voltage
High-level output current
VOL
Low level output voltage
Low-level
II
IIH
Input current at maximum input voltage
IIL
ICCH
Low-level input current
High-level input current
Supply current, outputs high
ICCL Supply current, outputs low
‡ All typical values are at VCC = 5 V, TA = 25°C.
MIN
UNIT
TYP‡
MAX
– 1.2
– 1.5
V
100
µA
VCC = 4.75 V,
VCC = 4.75 V,
II = – 12 mA
VIH = 2 V,
VCC = 4.75 V,
VCC = 4.75 V,
VIL = 0.8 V,
VIL = 0.8 V,
VCC = 5.25 V,
VCC = 5.25 V,
VI = 5.5 V
VI = 2.4 V
VCC = 5.25 V,
VCC = 5.25 V,
VI = 0.4 V
VI = 5 V
–1
VCC = 5.25 V,
VI = 0
VOH = 70 V
IOL = 100 mA
0.25
0.4
IOL = 300 mA
0.5
0.7
1
V
mA
40
µA
– 1.6
mA
8
11
mA
58
76
mA
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
tPLH
tPHL
Propagation delay time, low-to-high-level output
tTLH
tTHL
Transition time, low-to-high-level output
VOH
Propagation delay time, high-to-low-level output
IO ≈ 200 mA,,
RL = 50 Ω,
CL = 15 pF,,
See Figure 1
VS = 55 V,
See Figure 2
IO ≈ 300 mA,
SN75473
MIN
Transition time, high-to-low-level output
High level output voltage after switching
High-level
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
VS – 18
TYP
MAX
30
55
25
40
8
25
10
25
UNIT
ns
mV
5
SN75471 THRU SN75473
DUAL PERIPHERAL DRIVERS
SLRS024 – DECEMBER 1976 – REVISED MAY 1990
PARAMETER MEASUREMENT INFORMATION
Input
2.4 V
10 V
≤ 5 ns
RL = 50 Ω
’471
’472
90%
Input
’471
’473
Output
Pulse
Generator
(see Note A)
Circuit
Under
Test
GND
’473
≤ 10 ns
50%
50%
10%
CL = 15 pF
(see Note B)
10%
0V
0.5 µs
≤ 5 ns
SUB
90%
Input
’472
≤ 10 ns
3V
90%
50%
50%
10%
10%
tPHL
0.4 V
3V
90%
0V
tPLH
90%
90%
50%
10%
Output
TEST CIRCUIT
VOH
50%
10%
VOL
tTHL
tTLH
VOLTAGE WAVEFORMS
NOTES: A. The pulse generator has the following characteristics: PRR ≤ 1 MHz, ZO ≈ 50 Ω.
B. CL includes probe and jig capacitance.
Figure 1. Switching Times
≤ 5 ns
VS = 55 V
≤ 10 ns
3V
90%
Input
2.4 V
’471
’472
Input
’471
’473
2 mH
5V
GND
50%
10%
Input
’472
10%
40 µs
≤ 5 ns
Circuit
Under
Test
’473
50%
180 Ω
1N3064
Output
Pulse
Generator
(see Note A)
90%
90%
50%
≤ 10 ns
3V
90%
50%
10%
SUB
0V
10%
CL = 15 pF
(see Note B)
0V
VOH
Output
VOL
0.4 V
TEST CIRCUIT
VOLTAGE WAVEFORMS
NOTES: A. The pulse generator has the following characteristics: PRR ≤ 12.5 kHz, ZO ≈ 50 Ω.
B. CL includes probe and jig capacitance.
Figure 2. Latch-Up Test
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  1998, Texas Instruments Incorporated