STMICROELECTRONICS 74LVC125AMTR

74LVC125A
LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE)
HIGH PERFORMANCE
■
■
■
■
■
■
■
■
■
■
5V TOLERANT INPUTS
HIGH SPEED: tPD = 4.8ns (MAX.) at VCC = 3V
POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) at VCC = 3V
PCI BUS LEVELS GUARANTEED AT 24 mA
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
OPERATING VOLTAGE RANGE:
VCC(OPR) = 1.65V to 3.6V (1.2V Data
Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 125
LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17)
ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTION
The 74LVC125A is a low voltage CMOS QUAD
BUS BUFFER fabricated with sub-micron silicon
gate and double-layer metal wiring C2MOS
technology. It is ideal for 1.65 to 3.6 VCC
operations and low power and low noise
applications.
SOP
TSSOP
Table 1: Order Codes
PACKAGE
T&R
SOP
TSSOP
74LVC125AMTR
74LVC125ATTR
It can be interfaced to 5V signal environment for
inputs in mixed 3.3/5V system.
These devices require the same 3-STATE control
input G to be taken high to make the output go in
to the high impedance state.
It has more speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
Figure 1: Pin Connection And IEC Logic Symbols
July 2004
Rev. 8
1/12
74LVC125A
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description
PIN N°
SYMBOL
1, 4, 9, 12
2, 5, 10, 13
3, 6, 8, 11
7
G1 to G4
A1 to A4
Y1 to Y4
GND
VCC
14
Table 3: Truth Table
NAME AND FUNCTION
Output Enable Inputs
Data Inputs
Data Outputs
Ground (0V)
Positive Supply Voltage
A
G
Y
X
L
H
H
L
L
Z
L
H
X : Don’t care
Z : High Impedance
Table 4: Absolute Maximum Ratings
Symbol
VCC
Parameter
Value
Unit
Supply Voltage
-0.5 to +7.0
V
VI
DC Input Voltage
-0.5 to +7.0
V
VO
DC Output Voltage (High Impedance or VCC = 0V)
-0.5 to +7.0
V
VO
DC Output Voltage (High or Low State) (note 1)
-0.5 to VCC + 0.5
V
IIK
DC Input Diode Current
- 50
mA
IOK
DC Output Diode Current (note 2)
- 50
mA
IO
DC Output Current
ICC or IGND DC VCC or Ground Current per Supply Pin
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
± 50
mA
± 100
mA
-65 to +150
°C
300
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) IO absolute maximum rating must be observed
2) VO < GND
2/12
74LVC125A
Table 5: Recommended Operating Conditions
Symbol
VCC
Parameter
Supply Voltage (note 1)
Value
Unit
1.65 to 3.6
V
VI
Input Voltage
0 to 5.5
V
VO
Output Voltage (High Impedance or VCC = 0V)
0 to 5.5
V
VO
Output Voltage (High or Low State)
0 to VCC
V
IOH, IOL
High or Low Level Output Current (VCC = 3.0 to 3.6V)
± 24
mA
IOH, IOL
High or Low Level Output Current (VCC = 2.7 to 3.0V)
± 12
mA
IOH, IOL
High or Low Level Output Current (VCC = 2.3 to 2.7V)
±8
mA
IOH, IOL
High or Low Level Output Current (VCC = 1.65 to 2.3V)
Top
dt/dv
Operating Temperature
Input Rise and Fall Time (note 2)
±4
mA
-55 to 125
°C
0 to 10
ns/V
1) Truth Table guaranteed: 1.2V to 3.6V
2) VIN from 0.8V to 2V at VCC = 3.0V
Table 6: DC Specifications
Test Condition
Symbol
VIH
VIL
VOH
VOL
II
Ioff
IOZ
ICC
∆ICC
Parameter
Value
-40 to 85 °C
-55 to 125 °C
VCC
(V)
Min.
High Level Input
Voltage
1.65 to 1.95
0.65VCC
0.65VCC
2.3 to 2.7
2.7 to 3.6
1.7
2
1.7
2
Low Level Input
Voltage
1.65 to 1.95
0.35VCC
0.35VCC
2.3 to 2.7
2.7 to 3.6
0.7
0.8
0.7
0.8
High Level Output
Voltage
1.65 to 3.6
IO=-100 µA
VCC-0.2
VCC-0.2
1.65
IO=-4 mA
1.2
1.2
2.3
IO=-8 mA
1.7
1.7
2.7
IO=-12 mA
2.2
2.2
3.0
IO=-18 mA
2.4
2.4
2.2
Low Level Output
Voltage
Input Leakage Current
Power Off Leakage
Current
High Impedance
Output Leakage
Current
Quiescent Supply
Current
ICC incr. per Input
Max.
Min.
Unit
Max.
V
V
V
3.0
IO=-24 mA
1.65 to 3.6
IO=100 µA
0.2
0.2
1.65
IO=4 mA
0.45
0.45
2.3
IO=8 mA
0.7
0.7
2.2
V
2.7
IO=12 mA
0.4
0.4
3.0
IO=24 mA
0.55
0.55
3.6
VI = 0 to 5.5V
±5
±5
µA
0
VI or VO = 5.5V
10
10
µA
3.6
VI = VIH or VIL
VO = 0 to 5.5V
±5
±5
µA
VI = VCC or GND
10
10
VI or VO = 3.6 to
5.5V
VIH = VCC-0.6V
± 10
± 10
500
500
3.6
2.7 to 3.6
µA
µA
3/12
74LVC125A
Table 7: Dynamic Switching Characteristics
Test Condition
Symbol
VOLP
VOLV
Parameter
Value
TA = 25 °C
VCC
(V)
Dynamic Low Level Quiet
Output (note 1)
Min.
Typ.
Max.
0.8
CL = 50pF
VIL = 0V, VIH = 3.3V
3.3
Unit
V
-0.8
1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
Table 8: AC Electrical Characteristics
Test Condition
Symbol
tPLH tPHL
tPZL tPZH
tPLZ tPHZ
tOSLH
tOSHL
Parameter
VCC
(V)
Propagation Delay
Time
1.65 to 1.95
2.3 to 2.7
2.7
3.0 to 3.6
Output Enable Time 1.65 to 1.95
2.3 to 2.7
2.7
3.0 to 3.6
Output Disable Time 1.65 to 1.95
2.3 to 2.7
2.7
3.0 to 3.6
Output To Output
2.7 to 3.6
Skew Time (note1,
2)
Value
CL
(pF)
RL
(Ω)
ts = t r
(ns)
30
30
50
50
30
30
50
50
30
30
50
50
1000
500
500
500
1000
500
500
500
1000
500
500
500
2.0
2.0
2.5
2.5
2.0
2.0
2.5
2.5
2.0
2.0
2.5
2.5
-40 to 85 °C
Min.
1.5
1
1
1
2
2
Max.
-55 to 125 °C
Min.
9.0
6.3
5.5
4.8
9.9
7.4
6.6
5.4
11
5.6
5.0
4.6
1
Unit
Max.
12
8.5
6.5
5.8
13
9.6
7.9
6.5
14
7.3
6.0
5.5
1
ns
ns
ns
ns
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|
2) Parameter guaranteed by design
Table 9: Capacitive Characteristics
Test Condition
Symbol
Parameter
CIN
Input Capacitance
CPD
Power Dissipation Capacitance
(note 1)
TA = 25 °C
VCC
(V)
1.8
2.5
3.3
Value
Min.
fIN = 10MHz
Typ.
Unit
Max.
4
pF
28
30
34
pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
4/12
74LVC125A
Figure 3: Test Circuit
RT = ZOUT of pulse generator (typically 50Ω)
Table 10: Test Circuit And Waveform Symbol Value
VCC
Symbol
1.65 to 1.95V
2.3 to 2.7V
2.7V
3.0 to 3.6V
CL
30pF
30pF
50pF
50pF
RL = R1
1000Ω
500Ω
500Ω
500Ω
VS
2 x VCC
2 x VCC
6V
6V
VIH
VCC
VCC
2.7V
2.7V
VM
VCC/2
VCC/2
1.5V
1.5V
VOH
VCC
VCC
3.0V
3.0V
VX
VOL + 0.15V
VOL + 0.15V
VOL + 0.3V
VOL + 0.3V
VY
VOH - 0.15V
VOH - 0.15V
VOH - 0.3V
VOH - 0.3V
tr = tr
<2.0ns
<2.0ns
<2.5ns
<2.5ns
Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
5/12
74LVC125A
Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)
6/12
74LVC125A
SO-14 MECHANICAL DATA
DIM.
mm.
MIN.
TYP
inch
MAX.
MIN.
TYP.
MAX.
A
1.35
1.75
0.053
0.069
A1
0.1
0.25
0.004
0.010
A2
1.10
1.65
0.043
0.065
B
0.33
0.51
0.013
0.020
C
0.19
0.25
0.007
0.010
D
8.55
8.75
0.337
0.344
E
3.8
4.0
0.150
0.157
e
1.27
0.050
H
5.8
6.2
0.228
0.244
h
0.25
0.50
0.010
0.020
L
0.4
1.27
0.016
0.050
k
0°
8°
0°
8°
ddd
0.100
0.004
0016019D
7/12
74LVC125A
TSSOP14 MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
A
MAX.
MIN.
TYP.
MAX.
1.2
A1
0.05
A2
0.8
b
0.047
0.15
0.002
0.004
0.006
1.05
0.031
0.039
0.041
0.19
0.30
0.007
0.012
c
0.09
0.20
0.004
0.0089
D
4.9
5
5.1
0.193
0.197
0.201
E
6.2
6.4
6.6
0.244
0.252
0.260
E1
4.3
4.4
4.48
0.169
0.173
0.176
1
e
0.65 BSC
K
0˚
L
0.45
A
0.60
0.0256 BSC
8˚
0˚
0.75
0.018
8˚
0.024
0.030
A2
A1
b
e
K
c
L
E
D
E1
PIN 1 IDENTIFICATION
1
0080337D
8/12
74LVC125A
Tape & Reel SO-14 MECHANICAL DATA
mm.
inch
DIM.
MIN.
A
TYP
MAX.
MIN.
330
MAX.
12.992
C
12.8
D
20.2
0.795
N
60
2.362
T
13.2
TYP.
0.504
22.4
0.519
0.882
Ao
6.4
6.6
0.252
0.260
Bo
9
9.2
0.354
0.362
Ko
2.1
2.3
0.082
0.090
Po
3.9
4.1
0.153
0.161
P
7.9
8.1
0.311
0.319
9/12
74LVC125A
Tape & Reel TSSOP14 MECHANICAL DATA
mm.
inch
DIM.
MIN.
A
MAX.
MIN.
330
13.2
TYP.
MAX.
12.992
C
12.8
D
20.2
0.795
N
60
2.362
T
10/12
TYP
0.504
22.4
0.519
0.882
Ao
6.7
6.9
0.264
0.272
Bo
5.3
5.5
0.209
0.217
Ko
1.6
1.8
0.063
0.071
Po
3.9
4.1
0.153
0.161
P
7.9
8.1
0.311
0.319
74LVC125A
Table 11: Revision History
Date
Revision
26-Jul-2004
8
Description of Changes
Ordering Codes Revision - pag. 1.
11/12
74LVC125A
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
12/12