Freescale Semiconductor Technical Data Document Number: MC33395 Rev 4.0, 2/2007 Three-Phase Gate Driver IC 33395 33395T The 33395 simplifies the design of high-power BLDC motor control design by combining the gate drive, charge pump, current sense, and protection circuitry necessary to drive a three-phase bridge configuration of six N-channel power MOSFETs. Mode logic is incorporated to route a pulse width modulation (PWM) or a complementary PWM output signal to either low-side or high-side MOSFETs of the bridge. Detection and drive circuitry are also incorporated to control a reverse battery protection high-side MOSFET switch. PWM frequencies up to 28 kHz are possible. Built-in protection circuitry prevents damage to the MOSFET bridge as well as the drive IC and includes overvoltage shutdown, overtemperature shutdown, overcurrent shutdown, and undervoltage shutdown. The device is parametrically specified over ambient temperature range of -40°C ≤ TA ≤ 125°C and 5.5 V ≤ VIGN ≤ 24 V supply. THREE-PHASE GATE DRIVER IC DWB SUFFIX EW SUFFIX (Pb-FREE) 98ARH99137A 32-PIN SOICW Features • Drives Six N-Channel Low RDS(ON) Power MOSFETs • Built-In Charge Pump Circuitry • Built-In Current Sense Comparator and Output Drive Current Limiting • Built-In PWM Mode Control Logic • Built-In Circuit Protection • Designed for Fractional to Integral HP BLDC Motors • 32-Pin SOIC Wide Body Surface Mount Package • 33395 Incorporates a <5.0 µs Shoot-Through Suppression Timer • 33395T Incorporates a <1.0 µs Shoot-Through Suppression Timer • Pb-Free Packaging Designated by Suffix Code EW ORDERING INFORMATION Temperature Range (TA) Device MC33395DWB/R2 32 SOICW MC33395EW/R2 32 SOICW (Pb-Free) MCZ33395EW/R2 - 40°C to 125°C MC33395TDWB/R2 32 SOICW MC33395TEW/R2 32 SOICW (Pb-Free) VPWR 33395 MCU 3 2 3 VIGNP GDH1 GDH2 GDH3 SRC1 SRC2 SRC3 HSE1–3 MODE0–1 GDL1 GDL2 PWM GDL3 LSE1–3 -ISENS AGND PGND N N +ISENS Figure 1. 33395 Simplified Application Diagram * This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2007. All rights reserved. S S VDD H H VGDH VIGN VDD CP1H CP1L CP2H CP2L CRES VDD Package H INTERNAL BLOCK DIAGRAM INTERNAL BLOCK DIAGRAM VIGN Osc. VDD Charge Charge Pump Low Low Voltage Reset Reset Overvoltage Overvoltage Shutdown CP1H CP1L CP2H CP2L CPRES +ISENS + -ISENS - Drive Limiting Limiting Drive L H MODE0 MODE1 PWM HSE1 HSE2 HSE3 LSE1 LSE2 LSE3 VGDH Control Control Logic Logic VIGNP GDH1 Gate GDH2 Drive Gate Circuits Drive Circuits GDH3 SRC1 SRC2 SRC3 AGND TEST GDL1 GDL2 Overtemperature Shutdown Shutdown GDL3 PGND Figure 2. 33395 Simplified Internal Block Diagram 33395 2 Analog Integrated Circuit Device Data Freescale Semiconductor PIN CONNECTIONS PIN CONNECTIONS CP2H CPRES VIGN VGDH VIGNP SRC1 GDH1 GDL1 SRC2 GDH2 GDL2 SRC3 GDH3 GDL3 PGND TEST 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 CP2L CP1H CP1L LSE1 LSE2 LSE3 HSE1 HSE2 HSE3 MODE0 MODE1 PWM VDD AGND +ISENS -ISENS Figure 3. 33395 Pin Connections Table 1. 33395 Pin Definitions A functional description of each pin can be found in the Functional Pin Description section beginning on page 9. Pin Number Pin Name Pin Function Formal Name 1 CP2H 2 CPRES Input Charge Pump Reserve Cap Input from external reservoir capacitor for charge pump 3 VIGN Input Input Voltage Input from ignition level supply voltage for power functions 4 VGDH Output High-Side Gate Voltage 5 VIGNP Input Input Voltage Protected 6 SRC1 Sensor High-Side Sense Sense for high-side source voltage, phase 1 7 GDH1 Output Gate Drive High Output for gate high-side, phase 1 8 GDL1 Output Output for Gate Output for gate drive low-side, phase 1 9 SRC2 Sensor High-Side Sense Sense for high-side source voltage, phase 2 10 GDH2 Output Gate Drive High Output for gate high-side, phase 2 11 GDL2 Output Output for Gate Output for gate drive low-side, phase 2 12 SRC3 Sensor High-Side Sense Sense for high-side source voltage, phase 3 13 GDH3 Output Gate Drive High Output for gate drive high-side, phase 3 14 GDL3 Output Gate Drive Low Output for gate drive low-side, phase 3 15 PGND Ground Power Ground Ground pins for power functions 16 Test N/A Test Pin This should be connected to ground or left open 17 -ISENS Input IS Minus Inverting input for current limit comparator 18 +ISENS Input IS Plus 19 AGND Ground Analog Ground 20 VDD Power Logic Supply Voltage 21 PWM Input Charge Pump Cap Definition High potential pin connection for secondary charge pump capacitor Output full-time gate drive for auxiliary high-side power MOSFET switch Input from protected ignition level supply for power functions Non-inverting input for current limit comparator Ground pin for logic functions Supply voltage for logic functions Pulse Width Modulator Input for pulse width modulated driver duty cycle 33395 Analog Integrated Circuit Device Data Freescale Semiconductor 3 PIN CONNECTIONS Table 1. 33395 Pin Definitions (continued) A functional description of each pin can be found in the Functional Pin Description section beginning on page 9. Pin Number Pin Name Pin Function Formal Name Definition 22 MODE1 Input Mode Control Bit 1 Input for mode control selection 23 MODE0 Input Mode Control Bit 0 Input for mode control selection 24 HSE3 Input High-Side Enable Input for high-side enable logic, phase 3 25 HSE2 Input High-Side Enable Input for high-side enable logic, phase 2 26 HSE1 Input High-Side Enable Input for high-side enable logic, phase 1 27 LSE3 Input Low-Side Enable Input for low-side enable logic, phase 3 28 LSE2 Input Low-Side Enable Input for low-side enable logic, phase 2 29 LSE1 Input Low-Side Enable Input for low-side enable logic, phase 1 30 CP1L Input External Pump Capacitor Input from external pump capacitor for charge pump and secondary pins 31 CP1H Input External Pump Capacitor Input from external pump capacitor for charge pump and secondary pins 32 CP2L Input Charge Pump Capacitor Input from external reservoir, external pump capacitors for charge pump, and secondary pins 33395 4 Analog Integrated Circuit Device Data Freescale Semiconductor ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS Table 2. Maximum Ratings All voltages are with respect to ground unless otherwise noted. Rating VIGN Supply Voltage Symbol Value Unit VIGN -15.5 to 40 VDC VIGNP -0.3 to 65 VDC VDD Logic Supply Voltage (Fail Safe) VDD -0.3 to 7.0 VDC Logic Input Voltage (LSEn, HSEn, PWM, and MODEn) VIN 0.3 to 7.0 VDC IVIGNSTARTUP 100 mA Human Body Model VESD1 ±500 Machine Model VESD2 ±200 Storage Temperature TSTG -65 to 160 °C Operating Ambient Temperature TA -40 to 125 °C Operating Case Temperature TC -40 to 125 °C Maximum Junction Temperature TJ 150 °C PD 1.5 W TPPRT Note 3 °C RΘJA 65 °C/ W VIGNP Load Dump Survival LD Start Up Current VIGNP ESD Voltage (1) V Power Dissipation (TA = 25°C) Peak Package Reflow Temperature During Reflow Thermal Resistance, Junction-to-Ambient (2), (3) Notes 1. ESD1 testing is performed in accordance with the Human Body Model (CZAP = 100 pF, RZAP = 1500 Ω), ESD2 testing is performed in accordance with the Machine Model (CZAP = 200 pF, RZAP = 0 Ω). 2. 3. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device. Freescale’s Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics. 33395 Analog Integrated Circuit Device Data Freescale Semiconductor 5 ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS Table 3. Static Electrical Characteristics Characteristics noted under conditions -40°C ≤ TA ≤ 125°C, 5.5 V ≤ VIGNP ≤ 24 V unless otherwise noted. Typical values reflect approximate parameter mean at TA = 25°C under normal conditions unless otherwise noted. Characteristic Symbol Min Typ Max Unit IIGN – 0.2 1.0 mA IIGNP – – 100 mA 25 33 36.5 V 5.5 – 24 V VDD – 1.8 4.0 mA VDD(RESET) 2.5 3.2 4.0 V – 7.0 – – V 5.0 12 25 1.0 2.0 3.0 -0.3 VIGNP 24 VINP(OFFSET) 5.0 14 20 mV VINP(BIAS) -500 -170 500 nA IINP(OFFSET) -300 -3.0 300 nA VCMR 0 – VDD - 2.0 VDC VINPdiff -VDD – +VDD V VIGNP = 5.5 V, ICRES = 1.0 mA 4.0 6.0 18 VIGNP = 9.0 V, ICRES = 1.0 mA 4.0 7.5 18 VIGNP = 12 V, ICRES = 5.0 mA 4.5 10 18 VIGNP = 24 V, ICRES = 1.0 mA 8.0 16 18 VIGNP = 24 V, ICRES = 5.0 mA 4.5 12 18 POWER INPUT VIGN Current @ 5.5 V – 24 V, VDD = 5.5 V VIGNP Current @ 5.5 V – 24 V, VDD = 5.5 V VIGNP VIGNP Overvoltage Shutdown SD VIGNP Voltage VIGNP VDD Current @ 5.5 VDC, 5.5 V ≤ VIGNP ≤ 24 V I VDD Low-Voltage Reset Level VDD One-Time Fuse (Logic Supply) INPUT / OUTPUT Input Current at VDD = 5.5 V Input Threshold at VDD = 5.5 V VTH LSEn, HSEn, PWM, and MODEn (4) VSCRn Source Sense Voltage Comparator Input Offset Voltage Comparator Input Bias Current Comparator Input Offset Current (5) Comparator Differential Input Voltage Charge Pump Voltage VIGN V VSCRn SRC1, SRC2, SRC3 Common Mode Voltage µA IIN LSEn, HSEn, PWM, and MODEn = 3.0 V (5) (6) VGDH Output Voltage with GDHn in ON State V VCRES - VIGNP V VGDHn(on) - V SRCn V VIGNP = 5.5 V, IGDHn = 1.0 mA 4.0 5.2 18 VIGNP = 12 V, IGDHn = 5.0 mA 4.0 9.0 18 VIGNP = 24 V, IGDHn = 5.0 mA 4.5 11 18 -1.0 0.6 1.0 VGDH Output Voltage with GDHn in OFF State VIGNP = SRCn = 14 V, IGDHn = 1.0 mA VGDHn(off) V Notes 4. Logic inputs LSEn, HSEn, PWM, and MODEn have internal 20 µA internal sinks. 5. Guaranteed by design and characterization. Not production tested. 6. The Charge Pump has a positive temperature coefficient. Therefore the Min’s occur at -40°C, Typ’s at 25°C, and Max’s at 125°C. 33395 6 Analog Integrated Circuit Device Data Freescale Semiconductor ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS Table 3. Static Electrical Characteristics (continued) Characteristics noted under conditions -40°C ≤ TA ≤ 125°C, 5.5 V ≤ VIGNP ≤ 24 V unless otherwise noted. Typical values reflect approximate parameter mean at TA = 25°C under normal conditions unless otherwise noted. Characteristic Symbol Min Typ Max VIGNP = 5.5 V, IGDLn = 1.0 mA 5.0 8.0 18 VIGNP = 12 V, IGDLn = 5.0 mA 8.0 14 18 VIGNP = 24 V, IGDLn = 0.0 mA 8.0 17 19 VIGNP = 24 V, IGDLn = 5.0 mA 8.0 16 19 -1.0 0.3 1.0 160 – 190 Unit INPUT / OUTPUT (CONTINUED) VGDL Low-Side Output Voltage GDHn in ON State VGDL Output Voltage GDHn in OFF State VGDL(on) VGDL(off) VIGNP = 14 V, IGDLn = 1.0 mA Thermal Shutdown (7) V TLIM V °C Notes 7. Guaranteed by design and characterization. Not production tested. 33395 Analog Integrated Circuit Device Data Freescale Semiconductor 7 ELECTRICAL CHARACTERISTICS DYNAMIC ELECTRICAL CHARACTERISTICS DYNAMIC ELECTRICAL CHARACTERISTICS Table 4. Dynamic Electrical Characteristics Characteristics noted under conditions -40°C ≤ TA ≤ 125°C, 5.5 V ≤ VIGNP ≤ 24 V unless otherwise noted. Typical values reflect approximate parameter mean at TA = 25°C under normal conditions unless otherwise noted. Characteristic Symbol High-Side (GDHn) and Low-Side Drivers (GDHn) Rise Time (25% to 75%), CISS Value = 2000 pF Min Typ Max – 0.35 1.5 – 0.25 1.5 µs t RH (8) High-Side (GDHn) and Low-Side Drivers (GDHn) Fall Time µs t FH (75% to 25%), CISS Value = 2000 pF (8) Shoot-Through Suppression Time Delay (33395) (8), (9) µs t D1, t D2 33395 1.0 3.0 5.5 33395T 0.2 0.65 1.0 1.5 2.8 5.0 Current Limit Time Delay (10) t ILIMDELAY Unit µs Notes 8. See Figure 4, page 8. 9. Shoot-Through Suppression Time Delay is provided to prevent directly connected high- and low-side MOSFETs from being on simultaneously. 10. Current Limit Time Delay: The internal comparator places the device in the current limit mode when the comparator output goes LOW and sets an internal logic bit. This takes a finite amount of time and is stated as the Current Limit Time Delay. GDHn SRCn (%) TIMING DIAGRAM 100 75 25 0 tRH tFH GDLn, Gate V (%) tD1 100 tD2 tFL tRL 75 25 0 TIME Figure 4. Shoot-Through Suppression 33395 8 Analog Integrated Circuit Device Data Freescale Semiconductor FUNCTIONAL DESCRIPTION INTRODUCTION FUNCTIONAL DESCRIPTION INTRODUCTION The 33395 and 33395T devices are designed to provide the necessary drive and control signal buffering and amplification to enable a DSP or MCU to control a threephase array of power MOSFETs such as would be required to energize the windings of powerful brushless DC (BLDC) motors. It contains built-in charge pump circuitry so that the MOSFET array may consist entirely of N-Channel MOSFETs. It also contains feedback sensing circuitry and control circuitry to provide a robust overall motor control design. FUNCTIONAL PIN DESCRIPTION CHARGE PUMP CAPACITOR (CP2H) High potential pin connection for secondary charge pump capacitor IS MINUS (-ISENS) Inverting input for current limit comparator IS PLUS (+ISENS) CHARGE PUMP RESERVE CAPACITOR (CPRES) Non-Inverting input for current limit comparator Input from external reservoir capacitor for charge pump ANALOG GROUND (AGND) INPUT VOLTAGE (VIGN) Ground pin for logic functions Input from ignition level supply voltage for power functions LOGIC SUPPLY VOLTAGE (VDD) HIGH-SIDE GATE VOLTAGE (VGDH) Output full-time gate drive for auxiliary high-side power MOSFET switch INPUT VOLTAGE PROTECTED (VIGNP) Supply voltage for logic functions PULSE WIDTH MODULATOR (PWM) Input for pulse width modulated driver duty cycle Input from protected ignition level supply for power functions MODE CONTROL BIT 1 (MODE1) HIGH-SIDE SENSE (SRC1, SRC2, SRC3) MODE CONTROL BIT 0 (MODE0) Sense for high-side source voltage, phase 1/2/3 GATE DRIVE HIGH (GDH1, GDH2, GDH3) Output for gate high-side, phase 1/2/3 OUTPUT FOR GATE (GDL1, GDL2, GDL3) Output for gate drive low-side, phase 1 POWER GROUND (PGND) Ground pins for power functions TEST PIN (TEST) This should be connected to ground or left open Input for mode control selection Input for mode control selection HIGH-SIDE ENABLE (HSE3, HSE2, HSE1) Input for high-side enable logic, phase 1/2/3 LOW-SIDE ENABLE (LSE3, LSE2, LSE1) Input for low-side enable logic, phase 1/2/3 EXTERNAL PUMP CAPACITOR (CP1L, CP1H) Input from external pump capacitor for charge pump and secondary pins CHARGE PUMP CAPACITOR (CP2L) Input from external reservoir, external pump capacitors for charge pump, and secondary pins 33395 Analog Integrated Circuit Device Data Freescale Semiconductor 9 FUNCTIONAL DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION GATE DRIVE CIRCUITS LOW VOLTAGE RESET FUNCTION The gate drive outputs (GDH1, GDH2, etc.) supply the peak currents required to turn ON and hold ON the MOSFETs, as well as turn OFF and hold OFF the MOSFETs. When the logic supply voltage (VDD) drops below the minimum voltage level or when the part is initially powered up, this function will turn OFF and hold OFF the external MOSFETs until the voltage increases above the minimum voltage level required for normal operation. CHARGE PUMP The current capability of the charge pump is sufficient to supply the gate drive circuit’s demands when PWMing at up to 28 kHz. Two external charge pump capacitors and a reservoir capacitor are required to complete the charge pump’s circuitry. Charge reservoir capacitance is a function of the total MOSFET gate charge (QG) gate drive voltage level relative to the source (VGS) and the allowable sag of the drive level during the turn-on interval (VSAG). CRES can be expressed by the following formula: CRES = QG x VGS 2 x VGS x VSAG - VSAG2 For example, for QG = 60 nC, VGS = 14 V, VSAG = 0.2 V: CRES = (60 nC) x (14 V) = 0.15 µF 2 x (14 V) x (0.2 V) - (0.2)2 Proper charge pump capacitance is required to maintain, and provide for, adequate gate drive during high demand turn-ON intervals. Use the following formula to determine values for CP1 and CP2: For example, for the above determination of CRES = 0.15 µF: CRES 20 < CP1 = CP2 < CRES 10 By averaging these two values, the proper CPn value can be determined: 0.15 µF 20 = 0.075 µF, lower limit; and 0.15 µF = .015 µF, upper lim 10 CONTROL LOGIC The control logic block controls when the low-side and high-side drivers are enabled. The logic implements the Truth Table found in the specification and monitors the M0, M1, PWM, CL, OT, OV, LSE, and HSE pins. Note that the drivers are enabled 3 µs after the PWM edge. During complimentary chop mode the high-side and low-side drives are alternatively enabled and disabled during the PWM cycle. To prevent shoot-through current, the high-side drive turn-on is delayed by tD1, and the low-side drive turn on is delayed by tD2 (see Figure 4, page 8). Note that the drivers are disabled during an overtemperature or overvoltage fault. A flip-flop keeps the drive off until the following PWM cycle. This prevents erratic operation during fault conditions. The current limit circuit also uses a flip-flop for latching the drive off until the following PWM cycle. Note PWM must be toggled after POR, Thermal Limit, or overvoltage faults to re-enable the gate drivers. VGDH The VGDH pin is used to provide a gate drive signal to a reverse battery protection MOSFET. If reverse battery protection is desired, VIGN would be applied to the source of an external MOSFET, and the drain of the MOSFET would then deliver a "protected" supply voltage (VIGNP) to the three phase array of external MOSFETs as well as the supply voltage to the VIGNP pin of the IC. In a reverse polarity event (e.g., an erroneous installation of the system battery), the VGDH signal will not be supplied to the external protection MOSFET, and the MOSFET will remain off and thus prevent reverse polarity from being applied to the load and the VIGNP supply pin of the IC. CP1 and CP2 =(0.0075 µF + 0.015 µF) ÷ 2 = 0.01 µF HIGH-SIDE GATE DRIVE CIRCUITS THERMAL SHUTDOWN FUNCTION The device has internal temperature sensing circuitry which activates a protective shutdown function should the die reach excessively elevated temperatures. This function effectively limits power dissipation and thus protects the device. OVERVOLTAGE SHUTDOWN FUNCTION When the supply voltage (VIGN) exceeds the specified over- voltage shutdown level, the part will automatically shut down to protect both internal circuits as well as the load. Operation will resume upon return of VIGN to normal operating levels. Outputs GDH1, GDH2, and GDH3 provide the elevated drive voltage to the high-side external MOSFETs (HS1, HS2, and HS3; see Figure 5, page 13). These gate drive outputs supply the peak currents required to turn ON and hold ON the high-side MOSFETs, as well as turn OFF the MOSFETs. These gate drive circuits are powered from an internal charge pump, and therefore compensate for voltage dropped across the load that is reflected to the source-gate circuits of the high-side MOSFETs. LOW-SIDE GATE DRIVE CIRCUITS Outputs GDL1, GDL2, and GDL3 provide the drive voltage to the low-side external MOSFETs (LS1, LS2, and LS3; see 33395 10 Analog Integrated Circuit Device Data Freescale Semiconductor FUNCTIONAL DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION Figure 5). These gate drive outputs supply the peak currents required to turn ON and hold ON the low-side MOSFETs, as well as turn OFF the MOSFETs. to occur on both the high-side and low-side MOSFETs as "complementary chopping". TEST PIN VDD FUSE The VDD supply of the 33395 IC has an internal fuse, which will blow and set all outputs of the device to OFF, if the VDD voltage exceeds that stated in the maximum rating section of the data sheet. When this fuse blows, the device is permanently disabled. This pin should be grounded or left floating (i.e., do not connect it to the printed circuit board). It is used by the automated test equipment to verify proper operation of the internal overtemperature shut down circuitry. This pin is susceptible to latch-up and therefore may cause erroneous operation or device failure if connected to external circuitry. ISENS INPUTS The +Isens and -Isens pins are inputs to the internal current sense comparator. In a typical application, these would receive a a low-pass filtered voltage derived from a current sense resistor placed in series with the ground return of the three-phase output bridge. When triggered by the comparator, the CL (current limit) bit of the internal error register is set, and the output gate drive pairs (i.e., GDH1 and GDL1, GDH2 and GDL2, GDH3 and GDL3), are controlled such that current will cease flowing through the load (refer to Table 5, Truth Table, page 12). OVERTEMPERATURE AND OVERVOLTAGE SHUTDOWN CIRCUITS Internal monitoring is provided for both over temperature conditions and over voltage conditions. When any of these conditions presents itself to the IC, the corresponding internally set bits of the error register are set, and the output gate drive pairs (i.e., GDH1 and GDL1, GDH2 and GDL2, GDH3 and GDL3), are controlled such that current will cease flowing through the load (refer to Table 5). LSE AND HSE INPUT CIRCUITS The low-side enable input pins (LSE1, LSE2, LSE3) and high-side enable input pins (HSE1, HSE2, HSE3) form the input pairs (HSE1 and LSE1, HSE2 and LSE2, HSE3 and LSE3) which set the logic states of the output gate drive pairs (i.e., GDH1 and GDL1, GDH2 and GDL2, GDH3 and GDL3) in accordance with the logic set forth in the Truth Table (page 12). Typically these inputs are supplied from an MCU or DSP to provide the phasing of the currents applied to a brushless dc motor's stator coils via the output MOSFET pairs. PWM INPUT The pulse width modulation input provides a single input pin to accomplish PWM modulation of the output pairs in accordance with the states of the Mode 0 and Mode 1 inputs as set forth in the Truth Table (page 12). MODE SELECTION INPUTS The mode selection inputs (Mode 0 and Mode 1) determine the PWM implementation of the output pairs in accordance with the logic set forth in the Truth Table (page 12). PWMing can thus be set to occur either on the high-side MOSFETs or the low-side MOSFETs, or can be set 33395 Analog Integrated Circuit Device Data Freescale Semiconductor 11 FUNCTIONAL DEVICE OPERATION OPERATIONAL MODES FUNCTIONAL DEVICE OPERATION OPERATIONAL MODES Table 5. Truth Table The logic state of each output pair, GDLn and GDHn (n = 1, 2, 3), is a function of its corresponding input pair, LSEn and HSEn (n = 1, 2, 3), along with the logic states of the MODEn and PWM inputs and the internally set overtemperature shutdown (OT), overvoltage (OV), and current limit (CL) bits provided in this table. NORMAL OPERATION Switching Modes Internally Set Bits Input Pairs (e.g., LSE2 and HSE2) Output Pairs (e.g., GDL2 and GDH2) MODE1 MODE0 OT OV CL LSEn HSEn GDLn GDHn 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 0 PWM 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 1 0 1 0 0 0 1 0 PWM PWM 0 1 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 PWM 1 0 0 0 0 1 0 1 0 1 0 0 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 1 1 0 0 0 0 1 PWM PWM 1 1 0 0 0 1 0 1 0 1 1 0 0 0 1 1 0 0 FAULT MODE OPERATION Switching Modes Internally Set Bits Input Pairs (e.g., LSE2 and HSE2) Output Pairs (e.g., GDL2 and GDH2) MODE1 MODE0 OT OV CL LSEn HSEn GDLn GDHn 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 1 0 0 0 1 0 0 1 0 0 0 0 0 1 0 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 0 1 0 0 1 1 1 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 1 0 1 0 0 1 0 0 0 1 1 0 1 0 1 0 0 0 1 1 1 0 0 1 1 0 0 1 0 0 0 0 1 1 0 0 1 0 1 1 0 1 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1 0 0 x x x 1 x x x 0 0 x x 1 x x x x 0 0 33395 12 Analog Integrated Circuit Device Data Freescale Semiconductor TYPICAL APPLICATIONS OPERATIONAL MODES TYPICAL APPLICATIONS 12 V SRC1 GDH1 GDL1 SRC2 GDH2 GDL2 SRC3 GDH3 GDL3 PGND TEST 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 HS2 HS3 LS1 LS2 LS3 CP2L CP1H CP1L LSE1 LSE2 LSE3 HSE1 HSE2 HSE3 MODE0 MODE1 PWM VDD + - TO MOTOR CP2H CPRES VIGN VGDH VIGNP HS1 MCU 5.0 V + AGND +ISENS -ISENS RSENSE + Figure 5. Typical Application Diagram 33395 Analog Integrated Circuit Device Data Freescale Semiconductor 13 PACKAGING PACKAGE DIMENSIONS PACKAGING PACKAGE DIMENSIONS For the most current package revision, visit www.freescale.com and perform a keyword search using the 98ARH99137A listed below. NOTES: 1. ALL DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 3. DATUMS B AND C TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY. 4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY. 5. THIS DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY. 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.4 MM PER SIDE. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT LESS THAN 0.07 MM. 7. EXACT SHAPE OF EACH CORNER IS OPTIONAL. 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 MM AND 0.3 MM FROM THE LEAD TIP. 9. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. THIS DIMENSION IS DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTER-LEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY. 10.3 7.6 7.4 C 5 B 2.65 2.35 9 30X 1 32 0.65 PIN 1 ID 4 9 B 16 11.1 10.9 CL 17 A 5.15 SEATING PLANE 32X 2X 16 TIPS 0.10 A 0.3 A B C A (0.29) 0.25 0.19 BASE METAL (0.203) R0.08 MIN 0.25 A 0.38 0.22 6 0.13 M C A PLATING M B GAUGE PLANE 0° MIN 0.29 0.13 8 SECTION A-A ROTATED 90 ° CLOCKWISE 8° 0° 0.9 0.5 SECTION B-B DWB SUFFIX EW SUFFIX (PB-FREE) 32-PIN PLASTIC PACKAGE 98ARH99137A ISSUE A 33395 14 Analog Integrated Circuit Device Data Freescale Semiconductor REVISION HISTORY REVISION HISTORY REVISION DATE DESCRIPTION OF CHANGES 3.0 7/2005 • • • Implemented Revision History page Converted to Freescale format Added Pin Definitions 4.0 2/2007 • • • Updated Freescale data sheet form and style Added MCZ33395EW/R2 to the Ordering Information block Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter and added notes (2) and (3) to Maximum Ratings on page 5 33395 Analog Integrated Circuit Device Data Freescale Semiconductor 15 How to Reach Us: Home Page: www.freescale.com Web Support: http://www.freescale.com/support USA/Europe or Locations Not Listed: Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 [email protected] Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 [email protected] For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 [email protected] MC33395 Rev 4.0 2/2007 RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative. For information on Freescale’s Environmental Products program, go to http:// www.freescale.com/epp. Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2007. All rights reserved.