NCS36000 Passive Infrared (PIR) Detector Controller The NCS36000 is a fully integrated mixed−signal CMOS device designed for low−cost passive infrared controlling applications. The device integrates two low−noise amplifiers and a LDO regulator to drive the sensor. The output of the amplifiers goes to a window comparator that uses internal voltage references from the regulator. The digital control circuit processes the output from the window comparator and provides the output to the OUT and LED pin. http://onsemi.com MARKING DIAGRAMS • • • • • • • • • A WL Y WW G • Automatic Lighting (Residential and Commercial) • Automation of Doors • Motion Triggered Events (Animal photography) OP2_O 1 14 VDD OP2_N 2 13 OSC OP1_O 3 12 MODE OP1_N 4 11 NC OP1_P 5 10 xLED_EN VREF 6 9 LED VSS 7 8 OUT VSS 7 VDD 14 ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet. 2 12 MODE OP1_N 4 Amplifier Circuit Window Comparator OP2_N 2 2 Digital Control Circuit 10 xLED_EN 9 LED 8 OUT OP2_O 1 OSC 13 = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package (Top View) OP1_P 5 OP1_O 3 1 PIN CONNECTIONS Typical Applications LDO & Voltage References NCS36000G AWLYWW 1 SOIC−14 D SUFFIX CASE 751A 3.0 − 5.75 V Operation −40 to 85°C 14 Pin SOIC Package Integrated 2−Stage Amplifier Internal LDO to Drive Sensor Internal Oscillator with External RC Single or Dual Pulse Detection Direct Drive of LED and OUT This is a Pb−Free Device VREF 6 14 14 Features System Oscillator Figure 1. Simplified Block Diagram © Semiconductor Components Industries, LLC, 2013 January, 2013 − Rev. 1 1 Publication Order Number: NCS36000/D NCS36000 PIN FUNCTION DESCRIPTION Pin No. Pin Name 1 OP2_P Output of second amplifier Description 2 OP2_N Inverting input of second amplifier 3 OP1_O Output of first amplifier 4 OP1_N Inverting input of first amplifier 5 OP1_P Non−inverting input of first amplifier 6 VREF Regulated voltage reference to drive sensor 7 VSS Analog ground reference. 8 OUT CMOS output (10 mA Max) 9 LED CMOS output to drive LED (10mA Max) 10 xLED_EN 11 NC 12 MODE 13 OSC External oscillator to control clock frequency 14 VDD Analog power supply Active low LED enable input No Connect Pin used to select pulse count mode ABSOLUTE MAXIMUM RATINGS Symbol Value Unit Input Voltage Range (Note 1) Rating Vin −0.3 to 6.0 V Output Voltage Range Vout −0.3 to 6.0 V or (Vin + 0.3), whichever is lower V TJ(max) 140 °C TSTG −65 to 150 °C ESD Capability, Human Body Model (Note 2) ESDHBM 2 kV ESD Capability, Machine Model (Note 2) ESDMM 200 V TSLD 260 °C Maximum Junction Temperature Storage Temperature Range Lead Temperature Soldering Reflow (SMD Styles Only), Pb−Free Versions (Note 3) Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 2. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114) ESD Machine Model tested per AEC−Q100−003 (EIA/JESD22−A115) Latchup Current Maximum Rating: v150 mA per JEDEC standard: JESD78 3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D THERMAL CHARACTERISTICS Rating Symbol Value Unit Thermal Characteristics, DFN6, 3x3.3 mm (Note 4) Thermal Resistance, Junction−to−Air (Note 5) Thermal Reference, Junction−to−Lead2 (Note 5) RqJA RYJL Will be Completed once package and power consumption is finalized °C/W Thermal Characteristics, TSOP−5 (Note 4) Thermal Resistance, Junction−to−Air (Note 5) RqJA See note above. 4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 5. Values based on copper area of 645 mm2 (or 1 in2) of 1 oz copper thickness and FR4 PCB substrate. http://onsemi.com 2 °C/W NCS36000 OPERATING RANGES (Note 6) Symbol Min Typ Max Unit Analog Power Supply Rating VDD 3.0 5.0 5.75 V Analog Ground Reference VSS 0.0 0.1 V Supply Current (Standby, No Loads) IDD 170m A Digital Inputs (MODE) Vih 0.7 * VDD VDD + 0.3 V Vil VSS VDD * 0.28 Voh 0.67 * VDD VDD Vol VSS VDD * 0.3 AMP 1 IN 0.1 VDD − 1.1 V TA −40 85 °C Digital Output (OUT, LED) Push−Pull Output (10 mA Load) OP1_P (Sensor Input) (Note 7) Ambient Temperature VDD V 6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 7. Guaranteed By Design (Non−tested parameter). ELECTRICAL CHARACTERISTICS Vin = 1 V, Cin = 100 nF, Cout = 100 nF, for typical values TA = 25°C; unless otherwise noted. Parameter Test Conditions Symbol Min Typ Max Unit Output Voltage VDD = 3.0 V to 5.75 V VREF 2.6 2.7 2.8 V Supply Current VDD = 3.0 V to 5.75V IREF 20 50 mA LDO Voltage Reference Comparator High Trip Level Vh 2.413 2.5 2.588 V Comparator Low Trip Level Vl 1.641 1.7 1.760 V Reference voltage for non−inverting input of second amplifier Vm 2.007 2.1 2.174 V System Oscillator Oscillator Frequency VDD = 5.0 V R3 = 220 kW C2 = 100 nF OSC 62.5 Hz Window Comparator Lower Trip Threshold See Vl above Higher Trip Threshold See Vh above Differential Amplifiers (Amplifier Circuit) DC Gain VDD = 5.0 V (Note 8) Av 80 Common−mode Input Range VDD = 5.0 V (Note 8) CMIR 0.1 Power Supply Rejection Ratio VDD = 5.0 V (Note 8) PSRR Output Drive Current VDD = 5.0 V (Note 8) Iout1 dB VDD − 1.1 60 V dB 25 mA 2.85 V POR POR Release Voltage VPOR 8. Guaranteed By Design (Non−tested parameter). http://onsemi.com 3 1.35 NCS36000 APPLICATIONS INFORMATION Oscillator digital signal processing. The cutoff frequencies and passband gain are set by the external components. See Figure 5. The oscillator uses an external resistor and capacitor to set the system clock frequency. Multiple clock frequencies can be selected using different combinations of resistors and capacitors. Figure 2 shows a simplifier block diagram for the system oscillator. 80 70 VDD 14 − + R OSC 13 S SET CLR Q 60 Q − 50 + 40 30 Figure 2. Block Diagram of System Oscillator Circuit 20 −1 10 0 10 1 10 Figure 3. Plot Showing Typical Magnitude Response of Differential Amplifiers When Configured as a Bandpass Filter LDO Regulator The LDO regulator provides the reference voltage for the sensor and all other analog blocks within the system. The nominal voltage reference for the sensor is 2.7 V ±5%. An external capacitor is needed on the VREF pin to guarantee stability of the regulator. Window Comparator The window comparator compares the voltage from the second differential amplifier to two reference voltages from the LDO regulator. COMP_P triggers if OP2_O is greater than the Vh voltage and COMP_N triggers if OP2_O is lower than the Vl voltage. See Figures 4 and 5. Differential Amplifiers The two differential amplifiers can be configured as a bandpass filter to condition the PIR sensor signal for the post OP2_O Vh Vm Vl Vdd Comp_P Vss Vdd Comp_N Vss Figure 4. Plot Showing Functionality of Window Comparator for an Analog Input OP2_O http://onsemi.com 4 NCS36000 VREF 6 VREF 6 Vh LDO Comp_P + Vm D 1 + 2 − G 3 5 4 − OP2_O + Vh − Vm + Vl Comp_N Vl Sensor dependent components − Application dependent components Figure 5. Figure Showing Simplified Block Diagram of Analog Conditioning Stages Digital Signal Processing Block (all times assume a 62.5 Hz system oscillator frequency) The third function of the digital signal processing block is to recognize different pulse signatures coming from the window comparator block. The device is equipped with two pulse recognition routines. Single pulse mode (MODE tied to VSS) will trigger the OUT pin if either comparator toggles and the deglitch time is of the appropriate length. (See Figure 6). Dual pulse mode (MODE tied to VDD) requires two pulses with each pulse coming from the opposite comparator to occur within a timeout window of five seconds (See Figure 7). If the adjacent pulses occur outside the timeout window then the digital processing block will restart the pulse recognition routine (Figure 8). The digital signaling processing block performs three major functions. The first function is that the device toggles LED during the start−up sequencing at approximately two hertz regardless of the state of the XLED_EN pin. The startup sequence lasts for thirty seconds. During that time the OUT pin is held low regardless of the state of OP2_O. The second function of the digital signal processing block is to insure a certain glitch width is seen before OUT is toggled. The digital signal processing block is synchronous with the system oscillator frequency and therefore the deglitch time is related to when the comparators toggle within the oscillator period. A signal width less than two clock period is guaranteed to be deglitched as a zero. A signal width of greater than three clock cycles is guaranteed to be de−glitched. It should be noted that down−sampling can occur if sufficient anti−aliasing is not performed at the input of the circuit (OPI_P) or if noise is injected into the amplifiers, an example would be a noisy power supply. xLED_EN Pin The xLED_EN pin enables the LED output driver when motion has been detected. If xLED_EN is tied high the LED pin will not toggle after motion is detected. If the xLED_EN is tied low the LED pin will toggle when motion is detected. During start-up the LED pin will toggle irrespective of how the xLED_EN pin is tied. (See Figure 6). OP2_O <32m Sec >48m Sec COMP_P >48m Sec COMP_N OUT ÏÏÏÏÏÏ ÏÏÏÏÏÏ ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ LED ~1.6 Sec ~1.6 Sec If xLED_EN = 0 If xLED_EN = 0 Start−up Sequencing MODE OSC Figure 6. Timing Diagram for Single−Pulse Mode Detection http://onsemi.com 5 NCS36000 OP2_O <32m Sec >48m Sec >48m Sec COMP_P < 5 Sec COMP_N >48m Sec ÏÏÏÏÏÏ ÏÏÏÏÏÏ ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ ÏÏÏÏÏÏÏ ÏÏÏÏÏÏÏ OUT ~1.6 Sec LED If xLED_EN = 0 Start−up Sequencing MODE OSC Timeout Counter Figure 7. Timing Diagram for Dual−Pulse Mode Detection OP2_O <32m Sec >48m Sec COMP_P > 5 Sec COMP_N >48m Sec OUT ÏÏÏÏÏÏ ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ ÏÏÏÏÏ ÏÏÏÏÏÏ ÏÏÏÏÏ ÏÏÏÏÏÏ LED Start−up Sequencing MODE OSC 5 Sec Timeout Counter Figure 8. Timing Diagram for Two Pulses Outside Timeout Window http://onsemi.com 6 NCS36000 Power Supply / AC to DC Rectifier C4 C3 C2 R3 R4 R2 C1 R1 C6 D G 1 OP2_O VDD 14 2 OP2_N OSC 13 3 OP1_O MODE 12 4 OP1_N nc 11 5 OP1_P xLED_EN 10 6 VREF LED 9 7 VSS OUT 8 R6 R7 C7 D1 J2 J1 C5 Microcontroller R5 Sensor dependent components Figure 9. Typical Application Diagram Using NCS36000 R1 = 10 kW C1 = 33 mF J1 (Jumper for xLED_EN) R2 = 560 kW C2 = 10 nF J2 (Jumper for Mode Select) R3 = 10 kW C3 = 33 mF D1 (LED) R4 = 560 kW C4 = 10 nF R5 = 43 kW C5 = 100 nF R6 = 1 kW C6 = 100 nF R7 = 220 kW C7 = 100 nF 9. R1, C1, R2, C2, R3, C3, R4, C4 setup bandpass filter characteristics. With components as shown above the passband gain is approximately 70 dB with the 3 dB cutoff frequency of the filter at approximately 700 mHz and 20 Hz. 10. R4 can be replaced by a potentiometer to adjust sensitivity of system. Note dynamically changing R4 will also change the pole location for the second amplifier. 11. R5 and C5 are sensor dependant components and R6 may need to be adjusted to guarantee the AMP 1 IN parameter outlined within the Operating Ranges section of this document. 12. R7 and C7 may be adjusted to change the oscillator frequency. R7 may not be smaller than 50 kW. ORDERING INFORMATION Package Shipping† NCS36000DG SOIC−14 (Pb−Free) 55 Units / Rail NCS36000DRG SOIC−14 (Pb−Free) 3000 / Tape & Reel Device †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 7 NCS36000 PACKAGE DIMENSIONS SOIC−14 D SUFFIX CASE 751A−03 ISSUE J −A− 14 8 −B− P 7 PL 0.25 (0.010) M 7 1 G D 14 PL 0.25 (0.010) T B S A DIM A B C D F G J K M P R J M K M F R X 45 _ C −T− SEATING PLANE B M NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. S SOLDERING FOOTPRINT* MILLIMETERS MIN MAX 8.55 8.75 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.337 0.344 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.228 0.244 0.010 0.019 7X 7.04 14X 1.52 1 14X 0.58 1.27 PITCH DIMENSIONS: MILLIMETERS *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 http://onsemi.com 8 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NCS36000/D