ONSEMI NCV8876

NCV8876
Automotive Grade
Start-Stop Non-Synchronous
Boost Controller
The NCV8876 is a Non-Synchronous Boost controller designed to
supply a minimum output voltage during Start-Stop vehicle operation
battery voltage sags. The controller drives an external N-channel
MOSFET. The device uses peak current mode control with internal
slope compensation. The IC incorporates an internal regulator that
supplies charge to the gate driver.
Protection features include, cycle-by-cycle current limiting,
protection and thermal shutdown.
Additional features include low quiescent current sleep mode
operation. The NCV8876 is enabled when the supply voltage drops
below 7.3 V, with boost operation initiated when the supply voltage is
below 6.8 V.
Features
•
•
•
•
•
•
•
•
•
•
•
Automatic Enable Below 7.3 V (Factory Programmable)
Boost Mode Operation at 6.8 V
$2% Output Accuracy Over Temperature Range
Peak Current Mode Control with Internal Slope Compensation
Externally Adjustable Frequency Operation
Wide Input Voltage Range of 2 V to 40 V, 45 V Load Dump
Low Quiescent Current in Sleep Mode (<11 mA Typical)
Cycle−by−Cycle Current Limit Protection
Hiccup−Mode Overcurrent Protection (OCP)
Thermal Shutdown (TSD)
This is a Pb−Free Device
http://onsemi.com
MARKING
DIAGRAM
8
SOIC−8
D SUFFIX
CASE 751
8
1
8876xx
ALYW
G
1
8876xx = Specific Device Code
xx = 00, 01
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
PIN CONNECTIONS
STATUS 1
8 ROSC
ISNS 2
7 VC
GND 3
6 VOUT
GDRV 4
5 VDRV
(Top View)
Typical Applications
• Applications Requiring Regulated Voltage through Cranking and
Start−Stop Operation
ORDERING INFORMATION
Device
Package
Shipping†
NCV887600D1R2G
SOIC−8
(Pb−Free)
2500 / Tape &
Reel
NCV887601D1R2G
SOIC−8
(Pb−Free)
2500 / Tape &
Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2013
June, 2013 − Rev. 1
1
Publication Order Number:
NCV8876/D
NCV8876
Vg
Cg
TEMP
VDRV
FAULT
LOGIC
8
OSC
DRIVE
LOGIC
PWM
SC
ROSC
7
4
2
CSA
CL
3
+
Q
GDRV
Co
ISNS
GND
RSNS
SCP
RC
Cdecoupling
Gm
WAKEUP
CC
VREF
6
1
Vo
D
CLK
ROSC
VC
5
L
CDRV
VDRV
Vmicro
VOUT
STATUS
STATUS
Battery In
Figure 1. Typical Application
Sleep Threshold
7.7 V
Wakeup Threshold
7.3 V
Regulation
6.8 V
(Internal signal)
VOUT
Wakeup
Internal Clamp
Voltage
COMP
GDRV
Wakeup Delay
Comp Delay
Figure 2. Functional Waveforms
PACKAGE PIN DESCRIPTIONS
Pin No.
Pin
Symbol
1
STATUS
This is an open−drain diagnostic. IC status operation flag indicator. This output is a logic low when IC VOUT is
below 7.2 V and device is active. A pull−up resistor of around 80 kW should be connected between STATUS
and a microcontroller reference. This output is a logic high when the IC is disabled or in UVLO. Ground is left
unused.
2
ISNS
Current sense input. Connect this pin to the source of the external N−MOSFET, through a current−sense resistor to ground to sense the switching current for regulation and current limiting.
3
GND
Ground reference.
4
GDRV
Gate driver output. Connect to gate of the external N−MOSFET. A series resistance can be added from GDRV
to the gate to tailor EMC performance.
5
VDRV
Driving voltage. Internally−regulated supply for driving the external N−MOSFET, sourced from VOUT. Bypass
with a 1.0 mF ceramic capacitor to ground.
6
VOUT
Monitors output voltage and provides IC input voltage.
7
VC
8
ROSC
Function
Output of the voltage error transconductance amplifier. An external compensator network from VC to GND is
used to stabilize the converter.
Use a resistor to ground to set the frequency.
http://onsemi.com
2
NCV8876
ABSOLUTE MAXIMUM RATINGS (Voltages are with respect to GND, unless otherwise indicated)
Rating
Value
Unit
−0.3 to 40
V
Peak Transient Voltage (Load Dump on VOUT)
45
V
Dc Supply Voltage (VDRV, GDRV)
12
V
−0.3 to 3.6
V
−0.3 to 6
V
Dc Supply Voltage (VOUT)
Dc Voltage (VC, ISNS, ROSC)
Dc Voltage (STATUS)
Dc Voltage Stress (VOUT − VDRV)
−0.7 to 40
V
Operating Junction Temperature
−40 to 150
°C
Storage Temperature Range
−65 to 150
°C
Peak Reflow Soldering Temperature: Pb−Free, 60 to 150 seconds at 217°C
265 peak
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
PACKAGE CAPABILITIES
Characteristic
ESD Capability (All Pins)
Human Body Model
Machine Model
Moisture Sensitivity Level
1. 1
Unit
≥2.0
≥200
kV
V
1
Package Thermal Resistance
in2,
Value
100
Junction−to−Ambient, RqJA (Note 1)
°C/W
1 oz copper area used for heatsinking.
TYPICAL VALUES
Part No.
Dmax
fS
Sa
Vcl
Isrc
Isink
VOUT
SCE
NCV887600
83%
170 kHz
34 mV/ms
400 mV
800 mA
600 mA
6.8 V
N
NCV887601
83%
170 kHz
53 mV/ms
200 mV
800 mA
600 mA
6.8 V
N
http://onsemi.com
3
NCV8876
ELECTRICAL CHARACTERISTICS (−40°C < TJ < 150°C, 4.25 V < VIN < 40 V, unless otherwise specified) Min/Max values are
guaranteed by test, design or statistical correlation.
Characteristic
Symbol
Conditions
Min
Typ
Max
Unit
VOUT = 13.2 V, TJ = 25°C
−
12
14
mA
−
2.2
4.0
mA
153
153
−
−
501
501
kHz
−
1.0
−
V
153
180
283
409
170
200
315
455
187
220
347
501
kHz
90
115
140
ns
81
83
85
%
30
46
34
53
38
60
mV/ ms
GENERAL
Quiescent Current, Sleep Mode
Iq,sleep
Quiescent Current, No switching
Iq,off
Into VOUT pin, 6.8 V < VOUT < 7.2 V,
No switching
FSW
Operating Range
OSCILLATOR
Switching Frequency
ROSC Voltage
Default Switching
VROSC
FSW
Minimum Pulse Width
ton,min
Maximum Duty Cycle
Dmax
Slope Compensating Ramp
NCV887600
NCV887601
ROSC = Open (NCV887600, NCV887601)
ROSC = 100 kW
ROSC = 20 kW
ROSC = 10 kW
ROSC = OPEN
Sa
NCV887600
NCV887601
STATUS FLAG
STATUS Wake Up Delay
VOUT < 7.2 V
−
9.3
14.0
ms
STATUS Pull−down Capability
Sinking 1.0 mA
−
−
400
mV
CURRENT SENSE AMPLIFIER
Input−to−output gain at dc, ISNS ≤ 1 V
0.9
1.0
1.1
V/V
Bandwidth
BWcsa
Gain of Acsa − 3 dB
2.5
−
−
MHz
ISNS Input Bias Current
Isns,bias
Out of ISNS pin
−
30
50
mA
360
180
400
200
440
220
mV
−
80
125
ns
125
150
175
%
−
80
125
ns
0.8
1.2
1.6
mS
2.0
−
−
MΩ
Low−Frequency Gain
Acsa
Current Limit Threshold Voltage
Vcl
Voltage on ISNS pin
Current Limit,
Response Time
tcl
CL tripped until GDRV falling edge,
VISNS = Vcl + 40 mV
Overcurrent Protection,
Threshold Voltage
%Vocp
Overcurrent Protection,
Response Time
tocp
NCV887600
NCV887601
Percent of Vcl
From overcurrent event, Until switching
stops, VISNS = VOCP + 40 mV
VOLTAGE ERROR OPERATIONAL TRANSCONDUCTANCE AMPLIFIER
Transconductance
gm,vea
VEA Output Resistance
Ro,vea
VOUT = ±100 mV
VEA Maximum Output Voltage
Vc,max
2.5
−
−
V
VEA Sourcing Current
Isrc,vea
VEA output current, Vc = 2.0 V
80
100
−
mA
VEA Sinking Current
Isnk,vea
VEA output current, Vc = 1.5 V
80
100
−
mA
VEA Clamp Voltage
Vc,clamp
VOUT < 7.2 V
−
1.1
−
V
VOUT < 7.2 V
−
53
60
ms
VC Delay
GATE DRIVER
Sourcing Current
Isrc
VDRV ≥ 6 V,
VDRV − VGDRV = 2 V
NCV887600
NCV887601
550
550
800
800
−
−
mA
Sinking Current
Isink
VGDRV ≥ 2 V
NCV887600
NCV887601
500
500
600
600
−
−
mA
VOUT − VDRV, IvDRV = 25 mA
−
0.3
0.6
V
VOUT − VDRV = 1 V
35
45
−
mA
Driving Voltage Dropout
Driving Voltage Source Current
Vdrv,do
Idrv
http://onsemi.com
4
NCV8876
ELECTRICAL CHARACTERISTICS (−40°C < TJ < 150°C, 4.25 V < VIN < 40 V, unless otherwise specified) Min/Max values are
guaranteed by test, design or statistical correlation.
Characteristic
Symbol
Conditions
Min
Typ
Max
Unit
−
−
0.7
V
5.8
5.8
6.0
6.0
6.2
6.2
V
GATE DRIVER
Backdrive Diode Voltage Drop
Vd,bd
VDRV – VOUT, Id,bd = 5 mA
Driving Voltage
VDRV
IVDRV = 0.1 − 25 mA
Undervoltage Lock−out,
Threshold Voltage
Vuvlo
VOUT falling
3.4
3.59
3.8
V
Undervoltage Lock−out,
Hysteresis
Vuvlo,hys
VOUT rising
300
440
550
mV
NCV887600
NCV887601
UVLO
THERMAL SHUTDOWN
Thermal Shutdown Threshold
Tsd
TJ rising
160
170
180
°C
Thermal Shutdown Hysteresis
Tsd,hys
TJ falling
10
15
20
°C
Thermal Shutdown Delay
tsd,dly
From TJ > Tsd to stop switching
−
−
100
ns
NCV887600
NCV887601
6.66
6.66
6.8
6.8
6.94
6.94
V
VOLTAGE REGULATION
Voltage Regulation
VOUT,reg
Threshold IC Enable
VOUT descending
NCV887600
NCV887601
7.1
7.1
7.3
7.3
7.5
7.5
V
Threshold IC Disable
VOUT ascending
NCV887600
NCV887601
7.5
7.5
7.7
7.7
7.9
7.9
V
Threshold IC Enable – Voltage
Regulation
NCV887600
NCV887601
0.32
0.32
0.5
0.5
−
−
V
Threshold IC Disable – Threshold
IC Enable
NCV887600
NCV887601
−
−
0.4
0.4
−
−
V
http://onsemi.com
5
NCV8876
TYPICAL CHARACTERISTICS
2.30
VOUT = 13.2 V
Iq,on, QUIESCENT CURRENT (mA)
Iq,sleep, SLEEP CURRENT (mA)
22
20
18
16
14
12
10
−50
0
50
100
2.24
2.22
2.20
2.18
2.16
2.14
2.12
100
TJ, JUNCTION TEMPERATURE (°C)
Figure 4. Quiescent Current vs. Temperature
150
1.010
117
116
115
114
113
112
111
110
0
50
100
1.005
1.000
0.995
0.990
−50
150
0
50
100
150
TJ, JUNCTION TEMPERATURE (°C)
TJ, JUNCTION TEMPERATURE (°C)
Figure 6. Normalized Current vs. Temperature
Figure 5. Minimum On Time vs. Temperature
169.0
SWITCHING FREQUENCY (kHz)
6.84
6.83
VOUT REGULATION
50
TJ, JUNCTION TEMPERATURE (°C)
118
6.82
6.81
6.80
6.79
6.78
−50
0
Figure 3. Sleep Current vs. Temperature
NORMALIZED CURRENT LIMIT
Ton,min, MINIMUM ON TIME (ns)
2.26
2.10
−50
150
119
109
−50
VOUT = 13.2 V
fs = 170 kHz
2.28
0
50
168.8
168.6
168.4
168.2
168.0
167.8
167.6
167.4
167.2
167.0
150
−50
100
ROSC = Open
0
50
100
TJ, JUNCTION TEMPERATURE (°C)
TJ, JUNCTION TEMPERATURE (°C)
Figure 8. Switching Frequency vs.
Temperature
Figure 7. VOUT Regulation vs. Temperature
http://onsemi.com
6
150
NCV8876
4.1
VOUT Rising
THRESHOLD IC VOLTAGE (V)
4.1
UVLO THRESHOLD (V)
4.0
3.9
3.8
3.7
VOUT Falling
3.6
3.5
−50
0
50
100
4.0
3.9
3.8
3.7
DISABLE
3.6
3.5
−50
150
ENABLE
0
50
100
TJ, JUNCTION TEMPERATURE (°C)
TJ, JUNCTION TEMPERATURE (°C)
Figure 9. UVLO Threshold vs. Temperature
Figure 10. Threshold IC Voltage vs.
Temperature
http://onsemi.com
7
150
NCV8876
THEORY OF OPERATION
VIN
ROSC
ROSC
Oscillator
PWM Comparator
L
GDRV
S Q
Gate
Drive
R
CO
RL
ISNS
+
VOUT
RSNS
CSA
Slope
Compensation
Voltage
Error
WAKEUP
VOUT
VMICRO
VEA
NCV8876
STATUS
STATUS
Compensation
Figure 11. Current Mode Control Schematic
Regulation
output of the error amplifier to control the on−time of the
power switch. The oscillator is used as a fixed−frequency
clock to ensure a constant operational frequency. The
resulting control scheme features several advantages over
conventional voltage mode control. First, derived directly
from the inductor, the ramp signal responds immediately to
line voltage changes. This eliminates the delay caused by the
output filter and the error amplifier, which is commonly
found in voltage mode controllers. The second benefit
comes from inherent pulse−by−pulse current limiting by
merely clamping the peak switching current. Finally, since
current mode commands an output current rather than
voltage, the filter offers only a single pole to the feedback
loop. This allows for a simpler compensation.
The NCV8876 also includes a slope compensation
scheme in which a fixed ramp generated by the oscillator is
added to the current ramp. A proper slope rate is provided to
improve circuit stability without sacrificing the advantages
of current mode control.
The NCV8876 is a non−synchronous boost controller
designed to supply a minimum output voltage during
Start−Stop vehicle operation battery voltage sags. The
NCV8876 is in low quiescent current sleep mode under
normal battery operation (12 V) and is enabled when the
supply voltage drops below the descending threshold (7.2 V
for the NCV887600). Boost operation is initiated when the
supply voltage is below the regulation set point (6.8 V for the
NCV887600). Once the supply voltage sag condition ends
and begins to increase, the NCV8876 boost operation will
cease when the supply voltage increases beyond the
regulation set point. The NCV8876 low quiescent current
sleep mode resumes once the supply voltage increases
beyond the ascending voltage threshold (7.6 V for the
NCV887600).
The NCV8876 VOUT pin serves the dual purpose: (1)
powering the NCV8876 and (2) providing the regulation
feedback signal. The feedback network is imbedded within
the IC to eliminate the constant current battery drain that would
exist with the use of external voltage feedback resistors.
There is no soft−start operating mode. The NCV8876 will
instantly respond to a voltage sag so as to maintain normal
operation of downstream loads. Once the NCV8876 is
enabled, the voltage error operational transconductance
amplifier supplies current to set VC to 1.1 V to minimize the
feedback loop response time when the battery voltage sag
goes below the regulation set point.
Current Limit
The NCV8876 features two current limit protections,
peak current mode and over current latch off. When the
current sense amplifier detects a voltage above the peak
current limit between ISNS and GND after the current limit
leading edge blanking time, the peak current limit causes the
power switch to turn off for the remainder of the cycle. Set
the current limit with a resistor from ISNS to GND, with R
= VCL / Ilimit.
If the voltage across the current sense resistor exceeds the
over current threshold voltage the device enters over current
hiccup mode. The device will remain off for the hiccup time
and then go through the soft−start procedure.
Current Mode Control
The NCV8876 incorporates a current mode control
scheme, in which the PWM ramp signal is derived from the
power switch current. This ramp signal is compared to the
http://onsemi.com
8
NCV8876
UVLO
voltage is higher than the output voltage, the minimum duty
cycle will be negative. This is because a boost converter
cannot have an output lower than the input. In situations
where the input is higher than the output, the output will
follow the input, minus the diode drop of the output diode
and the converter will not attempt to switch.
If the calculated Dmax is higher the Dmax of the NCV8876,
the conversion will not be possible. It is important for a boost
converter to have a restricted Dmax, because while the ideal
conversion ration of a boost converter goes up to infinity as
D approaches 1, a real converter’s conversion ratio starts to
decrease as losses overtake the increased power transfer. If
the converter is in this range it will not be able to regulate
properly.
If the following equation is not satisfied, the device will
skip pulses at high VIN:
Input Undervoltage Lockout (UVLO) is provided to
ensure that unexpected behavior does not occur when VIN
is too low to support the internal rails and power the
controller. The IC will start up when enabled and VIN
surpasses the UVLO threshold plus the UVLO hysteresis
and will shut down when VIN drops below the UVLO
threshold or the part is disabled.
VDRV
An internal regulator provides the drive voltage for the
gate driver. Bypass with a ceramic capacitor to ground to
ensure fast turn on times. The capacitor should be between
0.1 mF and 1 mF, depending on switching speed and charge
requirements of the external MOSFET.
VDRV uses an internal linear regulator to charge the
VDRV bypass capacitor. VOUT must be decoupled at the IC
by a capacitor that is equal or larger in value than the VDRV
decoupling capacitor.
D min
w t on(min)
fs
Where: fs: switching frequency [Hz]
ton(min): minimum on time [s]
APPLICATION INFORMATION
Design Methodology
2. Select Operating Frequency
This section details an overview of the component selection
process for the NCV8876 in continuous conduction mode
boost. It is intended to assist with the design process but does
not remove all engineering design work. Many of the
equations make heavy use of the small ripple approximation.
This process entails the following steps:
1. Define Operational Parameters
2. Select Operating Frequency
3. Select Current Sense Resistor
4. Select Output Inductor
5. Select Output Capacitors
6. Select Input Capacitors
7. Select Compensator Components
8. Select MOSFET(s)
9. Select Diode
The default setting is an open ROSC pin, allowing the
oscillator to operate at the default frequency Fs. Adding a
resistor to GND increases the switching frequency.
The graph in Figure 12, below, shows the required
resistance to program the frequency. From 200 kHz to
500 kHz, the following formula is accurate to within 3% of
the expected
100
90
80
ROSC (kW)
70
1. Define Operational Parameters
Before beginning the design, define the operating
parameters of the application. These include:
VIN(min): minimum input voltage [V]
VIN(max): maximum input voltage [V]
VOUT: output voltage [V]
IOUT(max): maximum output current [A]
ICL: desired typical cycle-by-cycle current limit [A]
60
50
40
30
20
10
0
150
D max + 1 *
250
300
350 400
FSW (kHz)
450
500 550
Figure 12. ROSC vs. FSW
From this the ideal minimum and maximum duty cycles
can be calculated as follows:
D min + 1 *
200
R OSC +
V IN(max)
2859
(F sw * 170)
Where: fsw: switching frequency [kHz]
ROSC: resistor from ROSC pin to GND [k]
Note: The ROSC resistor ground return to the NCV8876 pin
3 must be independent of power grounds.
V OUT
V IN(min)
V OUT
3. Select Current Sense Resistor
Both duty cycles will actually be higher due to power loss
in the conversion. The exact duty cycles will depend on
conduction and switching losses. If the maximum input
Current sensing for peak current mode control and current
limit relies on the MOSFET current signal, which is
http://onsemi.com
9
NCV8876
measured with a ground referenced amplifier. The easiest
method of generating this signal is to use a current sense
resistor from the source of the MOSFET to device ground.
The sense resistor should be selected as follows:
I Cout(RMS) + I OUT
The input capacitor reduces voltage ripple on the input to
the module associated with the ac component of the input
current.
4. Select Output Inductor
I Cin(RMS) +
The output inductor controls the current ripple that occurs
over a switching period. A high current ripple will result in
excessive power loss and ripple current requirements. A low
current ripple will result in a poor control signal and a slow
current slew rate in case of load steps. A good starting point
for peak to peak ripple is around 10% of the inductor current
at the maximum load at the worst case VIN, but operation
should be verified empirically. The worst case VIN is half of
VOUT, or whatever VIN is closest to half of VIN. After
choosing a peak current ripple value, calculate the inductor
value as follows:
8. Select MOSFET(s)
In order to ensure the gate drive voltage does not drop out
the MOSFET(s) chosen must not violate the following
inequality:
Q g(total) v
DI L,max f sV OUT
I D(max) + I out
ǸD
DȀ
The maximum voltage across the MOSFET will be the
maximum output voltage, which is the higher of the
maximum input voltage and the regulated output voltaged:
V OUTI OUT(max)
V IN(min)
V Q(max) + V OUT(max)
V IN(min) 2 D max
Lf sV OUT
9. Select Diode
The output diode rectifies the output current. The average
current through diode will be equal to the output current:
Where: IL,peak: Peak inductor current value [A]
5. Select Output Capacitors
I D(avg) + I OUT(max)
The output capacitors smooth the output voltage and
reduce the overshoot and undershoot associated with line
transients. The steady state output ripple associated with the
output capacitors can be calculated as follows:
Additionally, the diode must block voltage equal to the
higher of the output voltage and the maximum input voltage:
V D(max) + V OUT(max)
V OUT(ripple) +
2
I drv
fs
Where: Qg(total): Total Gate Charge of MOSFET(s) [C]
Idrv: Drive voltage current [A]
fs: Switching Frequency [Hz]
The maximum RMS Current can be calculated as follows:
The Peak Inductor current can be calculated as follows:
ǒC OUTfǓ
Lf sV OUT2 Ǹ3
Current Mode control method employed by the NCV8876
allows the use of a simple, Type II compensation to optimize
the dynamic response according to system requirements.
V IN(WC) 2 D WC
I OUT(max)ǒV OUT * V IN(min)Ǔ
V IN(WC) 2 D WC
7. Select Compensator Components
Where: VIN(WC): VIN value as close as possible to
half of VOUT [V]
DWC: duty cycle at VIN(WC)
DIL,max: maximum peak to peak ripple [A]
The maximum average inductor current can be calculated
as follows:
I L,peak + I L,avg )
V IN(min)
6. Select Input Capacitors
Where: RS: sense resistor [W]
VCL: current limit threshold voltage [V]
ICL: desire current limit [A]
I L,avg +
V OUT * V IN(min)
The use of parallel ceramic bypass capacitors is strongly
encouraged to help with the transient response.
V
R S + CL
I CL
L+
Ǹ
)
I OUT(max)V OUTR ESR
The maximum power dissipation in the diode can be
calculated as follows:
V IN(min)
P D + V f (max) I OUT(max)
Where: Pd: Power dissipation in the diode [W]
Vf(max): Maximum forward voltage of the diode [V]
The capacitors need to survive an RMS ripple current as
follows:
http://onsemi.com
10
NCV8876
PACKAGE DIMENSIONS
SOIC−8 NB
CASE 751−07
ISSUE AK
−X−
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
A
8
5
S
B
0.25 (0.010)
M
Y
M
1
4
−Y−
K
G
C
N
DIM
A
B
C
D
G
H
J
K
M
N
S
X 45 _
SEATING
PLANE
−Z−
0.10 (0.004)
H
D
0.25 (0.010)
M
Z Y
S
X
M
J
SOLDERING FOOTPRINT*
S
MILLIMETERS
MIN
MAX
4.80
5.00
3.80
4.00
1.35
1.75
0.33
0.51
1.27 BSC
0.10
0.25
0.19
0.25
0.40
1.27
0_
8_
0.25
0.50
5.80
6.20
INCHES
MIN
MAX
0.189
0.197
0.150
0.157
0.053
0.069
0.013
0.020
0.050 BSC
0.004
0.010
0.007
0.010
0.016
0.050
0 _
8 _
0.010
0.020
0.228
0.244
1.52
0.060
7.0
0.275
4.0
0.155
0.6
0.024
1.270
0.050
SCALE 6:1
mm Ǔ
ǒinches
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks,
copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC
reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without
limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC
does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture
of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
http://onsemi.com
11
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
NCV8876/D