November 2003 ASM3P2184A rev 1.0 LCD Panel EMI Reduction IC Features The ASM3P2184A reduces electromagnetic interference FCC approved method of EMI attenuation. Provides up to 15dB EMI reduction. Generates a 1X low EMI spread spectrum clock of (EMI) at the clock source, allowing system wide reduction the input frequency. Input frequency range: 6MHz to 70 MHz. Internal loop filter minimizes external components and board space. Spread option: Center Spread. 2 spread frequency deviation selections: o down stream clock and data dependent signals. The ASM3P2184A allows significant system cost savings by reducing the number of circuit board layers of EMI of ferrite beads, shielding and other passive components that are traditionally required to pass EMI regulations. The ASM3P2184A uses the most efficient and optimized modulation profile approved by the FCC and is ±0.625% or ±1.875% implemented in a proprietary all digital method. Low inherent cycle-to-cycle jitter. 3.3V operating voltage range. Low power CMOS design. Supports notebook VGA and other LCD timing The ASM3P2184A modulates the output of a single PLL controller applications. Product available for industrial temperature range. Available in 8-pin SOIC and TSSOP. in order to “spread” the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal’s bandwidth is called ‘spread Product Description spectrum clock generation’. The ASM3P2184A is a versatile spread spectrum frequency modulators designed specifically for a wide Applications range of input clock frequencies from 6MHz to 70MHz. (Refer Input Frequency and Modulation Rate Table). The The ASM3P2184A is targeted towards EMI management ASM3P2184A can generate an EMI reduced clock from for memory and LVDS interfaces in mobile graphic an The chipsets and high-speed digital applications such as PC with 2 peripheral devices, consumer electronics, and embedded OSC or a system generated clock. ASM3P2184A offers a Center Spread clock percentage deviations; ±0.625% and ±1.675%. controller systems. Alliance Semiconductor 2575, Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com Notice: The information in this document is subject to change without notice. November 2003 ASM3P2184A rev 1.0 Block Diagram FS0 VDD SS% FS1 PLL Modulation XIN Crystal Oscillator XOUT Frequency Divider Phase Detector Feedback Divider Loop Filter VCO Output Divider MODOUT VSS Pin Configuration XIN 1 XOUT 2 8 FS1 7 FS0 ASM3P2184A GND 3 6 VDD SS% 4 5 ModOUT LCD Panel EMI Reduction IC Notice: The information in this document is subject to change without notice. 2 of 9 November 2003 ASM3P2184A rev 1.0 Pin Description Pin# Pin Name Type Description 1 XIN I 2 XOUT I 3 GND P Ground to entire chip. 4 SS% I Spread range select. Digital logic input used to select frequency deviation (Refer Spread Deviation Selection Table). This pin has an internal pull-up resistor. 5 ModOUT O Spread spectrum low EMI output. 6 VDD P Power supply for the entire chip (3.3V). 7 FS0 I 8 FS1 I Crystal connection or external frequency input. This pin has dual functions. It can be connected to either an external crystal or an external reference clock. Crystal connection. Input connection for an external crystal. If using an external reference, this pin must be left unconnected. Frequency range select. Digital logic input used to select frequency range (Refer Input Frequency and Modulation Rate Table). This pin has an internal pull-up resistor. Frequency range select. Digital logic input used to select frequency range (Refer Input Frequency and Modulation Rate Table). This pin has an internal pull-up resistor. Input Frequency and Modulation Rate Table FS1 (pin 8) FS0 (pin 7) Frequency Range 0 0 6 MHz to 13 MHz 0 1 12 MHz to 25 MHz 1 0 18 MHz to 35 MHz 1 1 40 MHz to 70 MHz Spread Deviation Selection Table Part Number ASM3P2184A SS% (pin 4) Spread Deviation (%) 0 ± 0.625 1 ± 1.875 LCD Panel EMI Reduction IC Notice: The information in this document is subject to change without notice. 3 of 9 November 2003 ASM3P2184A rev 1.0 Absolute Maximum Ratings Symbol VDD, VIN Parameter Voltage on any pin with respect to GND Rating Unit -0.5 to + 7.0 V TSTG Storage temperature -65 to +125 °C TA Operating temperature 0 to 70 °C Note: These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. DC Electrical Characteristics Symbol Parameter Min Typ Max Unit VIL Input low voltage GND – 0.3 - 0.8 V VIH Input high voltage 2.0 - VDD + 0.3 V IIL Input low current - - -35 µA IIH Input high current - - 35 µA - TBD - mA - TBD - mA IXOL IXOH XOUT Output low current (@ 0.4V, VDD = 3.3V) XOUT Output high current (@ 2.5V, VDD = 3.3V) VOL Output low voltage (VDD = 3.3V, IOL = 20mA) - - 0.4 V VOH Output high voltage (VDD = 3.3V, IOH = 20mA) 2.5 - - V 8.46 12 17.78 mA ICC IDD Dynamic supply current Normal mode (3.3V and 10pF loading) Static supply current Standby mode VDD Operating voltage tON ZOUT 0.6 mA 2.7 3.3 3.7 V Power up time (first locked clock cycle after power up) - 0.18 - mS Clock out impedance - 50 - Ω LCD Panel EMI Reduction IC Notice: The information in this document is subject to change without notice. 4 of 9 November 2003 ASM3P2184A rev 1.0 AC Electrical Characteristics Symbol Parameter Min Typ Max Unit XIN Input frequency 6 - 70 MHz ModOUT Output frequency 6 - 70 MHz tLH* Output rise time (measured at 0.8V to 2.0V) 0.7 0.9 1.1 ns tHL* Output fall time (measured at 2.0V to 0.8V) 0.6 0.8 1.0 ns tJC Jitter (cycle to cycle) - - 200 ps TD Output duty cycle 45 50 55 % tLH and tHL are measured into a capacitive load of 15pF LCD Panel EMI Reduction IC Notice: The information in this document is subject to change without notice. 5 of 9 November 2003 ASM3P2184A rev 1.0 Package Information 8-Pin SOIC H E D A2 A C A1 D θ e L B Symbol Dimensions in inches Dimensions in millimeters Min Max Min Max A 0.057 0.071 1.45 1.80 A1 0.004 0.010 0.10 0.25 A2 0.053 0.069 1.35 1.75 B 0.012 0.020 0.31 0.51 C 0.004 0.01 0.10 0.25 D 0.186 0.202 4.72 5.12 E 0.148 0.164 3.75 4.15 e 0.050 BSC 1.27 BSC H 0.224 0.248 5.70 6.30 L 0.012 0.028 0.30 0.70 0° 8° 0° 8° LCD Panel EMI Reduction IC Notice: The information in this document is subject to change without notice. 6 of 9 November 2003 ASM3P2184A rev 1.0 8-Pin TSSOP H E D A2 A C θ e A1 L B Dimensions in inches Dimensions in millimeters Symbol Min A 0.047 A1 0.002 0.006 0.05 0.15 A2 0.031 0.041 0.80 1.05 B 0.007 0.012 0.19 0.30 C 0.004 0.008 0.09 0.20 D 0.114 0.122 2.90 3.10 E 0.169 0.177 4.30 4.50 e Max Min Max 1.10 0.026 BSC 0.65 BSC H 0.244 0.260 6.20 6.60 L 0.018 0.030 0.45 0.75 θ 0° 8° 0° 8° LCD Panel EMI Reduction IC Notice: The information in this document is subject to change without notice. 7 of 9 November 2003 ASM3P2184A rev 1.0 Ordering Information Ordering Code Package Name Package Type ASM3P2184A-08ST 8-Pin SOIC Tube ASM3P2184A-08SR 8-Pin SOIC Tape and Reel ASM3P2184A-08TT 8-Pin TSSOP Tube ASM3P2184A-08TR 8-Pin TSSOP Tape and Reel A S M 3 P 2 1 8 4 A - 0 8 - T R OR - SOT23/T/R TT – TSSOP, TUBE TR – TSSOP, T/R QT - QFN, TUBE BT - BGA, TUBE BR – BGA, T/R ST – SOIC, TUBE SR - SOIC, T/R QR – QFN, T/R VT – TVSOP, TUBE VR – TVSOP, T/R JR – SSOP, T/R JT - SSOP, TUBE PIN COUNT PART NUMBER X = Automotive I = Industrial 1 – reserved 2 - Non PLL based 3 – EMI Reduction 4 – DDR support products 5 – STD Zero Delay Buffer P or n/c = Commercial 6 – power management 7 – power management 8 – power management 9 – Hi performance 0 - reserved Alliance Semiconductor Mixed Signal Product LCD Panel EMI Reduction IC Notice: The information in this document is subject to change without notice. 8 of 9 November 2003 ASM3P2184A rev 1.0 Alliance Semiconductor Corporation 2595, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 www.alsc.com Copyright © Alliance Semiconductor All Rights Reserved Preliminary Information Part Number: ASM3P2184A Document Version: v1.0 © Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use. LCD Panel EMI Reduction IC Notice: The information in this document is subject to change without notice. 9 of 9