DATA BULLETIN
MX829
Baseband Signal Processor
PRELIMINARY INFORMATION
Features
Applications
•
•
•
•
•
•
•
• ETS/MPT/PAA Standards Compatible
• LMR/PAMR/PMR Trunked Systems
• Multi-standard Modem Formats
Rx Audio Processing
Tx Audio Processing
1200/2400 Baud Modem
DTMF Encoder
Low Voltage Operation
“C-BUS” Compatible
Host µC Interface
MX829
RADIO
MODULATOR
Tx MOD 1
Tx MOD 2
RF
DISCRIMINATOR
ANALOG Rx
AUDIO PROCESSOR
MSK MODEM
DTMF ENCODER
HOST µC
SERIAL BUS:
DATA & CONTROL
LEVEL & VOLUME
CONTROLS
The MX829 is a low voltage CMOS integrated circuit, designed to provide baseband audio and system signal-processing
functions required for LMR/PAMR/PMR trunked radio applications. The MX829 operates in half-duplex mode under the
serial-bus control of a host µC.
The MX829 incorporates a dual-rate 1200/2400bps MSK modem, with a software-flexible choice of synchronization
codewords, data run-length and CRC checking to suit a wide range of applications. These features allow very flexible
handling of user defined data on traffic channels in addition to the network signaling sent on control channels. A 16
character DTMF encoder is available in the transmit mode. Software programmable output level-adjustment facilitates
two-point modulation circuits.
The audio processing stages include transmit and receive filtering (based on standards specified for 12.5kHz and 25kHz
LMR/PAMR/PMR channel operation), transmit deviation limiting, and a programmable Rx volume control. Power saving is
automatic when audio functions are disabled.
The MX829 is designed for use in radios compatible with MPT1327, PAA1382 and ETS 300 086 Trunking Standards.
The features and flexibility of the MX829 ensure that it is equally suitable for use with modified or proprietary standards.
The MX829 is available in the following packages: 24-pin SSOP (MX829DS), 24-pin SOIC (MX829DW), and
24-pin PDIP (MX829P).
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
2
MX829 PRELIMINARY INFORMATION
CONTENTS
Section
Page
1. Block Diagram ................................................................................................................................ 3
2. Signal List ....................................................................................................................................... 4
3. External Components..................................................................................................................... 5
4. General Description ....................................................................................................................... 6
4.1 Audio Filtering ........................................................................................................................................... 6
4.2 MOD1 and MOD2 Attenuators .................................................................................................................. 6
4.3 DTMF Encoder .......................................................................................................................................... 6
4.4 MSK Tx...................................................................................................................................................... 6
4.5 MSK Rx ..................................................................................................................................................... 6
5. Software Description...................................................................................................................... 7
5.1 Address/Commands.................................................................................................................................. 7
5.2 Write Only Register Description ................................................................................................................ 8
5.3 Read Only Register Description ............................................................................................................... 14
5.4 MSK Checksum Generation and Checking.............................................................................................. 15
6. Application ..................................................................................................................................... 17
6.1 Programming the MX829 ......................................................................................................................... 18
7. Performance Specification ........................................................................................................... 20
7.1 Electrical Performance ............................................................................................................................. 20
7.2 Packaging................................................................................................................................................. 27
MX•COM, Inc. reserves the right to change specifications at any time and without notice
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
C2
R6
COMMAND DATA
REPLY DATA
CS
IRQ
SERIAL CLOCK
VDD
VBIAS
VSS
CLOCK
XTAL/
CLOCK OSCILLATOR
AND
XTAL
DIVIDERS
MIC
MIC/DEMODIN
AMP1
ENABLE
VBIAS
+
AMP1
-
DEMODIN
DEMODFB
C-BUS
INTERFACE
AND
CONTROL
LOGIC
ANTIALIAS
FILTER
CARDCAP
C5
DTMFHI
DTMF
ENCODER
MSK Tx
CARRIER
DETECT
BANDWIDTH
AUDIO
LOW
PASS
FILTER
DTMF
ENABLE
MSK Tx ENABLE
LIMITER
DTMFLO
HIGH
PASS
FILTER
MSK Rx
MSK Rx ENABLE
AUDIO
LOW
PASS
FILTER
AUDIO ENABLE
AMP2
ENABLE
VBIAS
-
+
AMP2
SUM
IN
C3
R4
MOD2
MOD1
OUT
OUT
MSK/DTMF
TRIM
TRIM
VOL
AUDIO
MOD1 VOLUME
IN
IN
MOD1
ENABLE
SUM
OUT
3
VDD
R7
C7
C4
C1 R1
X1
Input from
Mic. Amp.
Input from
Demodulator
C8
R5
C6
FILTER
OUT
R3
R2
Baseband Signal Processor
MX829 PRELIMINARY INFORMATION
1. Block Diagram
Figure 1: Block Diagram
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
4
MX829 PRELIMINARY INFORMATION
2. Signal List
PIN NO
1
SIGNAL
TYPE
DESCRIPTION
output Inverted output of the on-chip oscillator.
2
3
XTAL
XTAL/CLOCK
SERIAL CLOCK
4
COMMAND DATA
input
5
REPLY DATA
output
6
CS
input
7
IRQ
output
8
9
10
CARRIER DETECT
CD CAP
VBIAS
output
output
output
11
MIC
input
12
13
14
15
VSS
DEMOD IN
DEMOD FB
FILTER OUT
Power
input
output
output
16
MSK/DTMF OUT
output
17
18
19
20
21
22
23
24
SUM IN
SUM OUT
MOD1 IN
VOL IN
AUDIO OUT
MOD1
MOD2
VDD
input
output
input
input
output
output
output
Power
input
input
Input to the on-chip oscillator, for external Xtal circuit or clock.
"C-BUS" serial clock input. This clock, produced by the µController, is used for
transfer timing of commands and data to and from the device. See section
7.1.4
"C-BUS" serial data input from the µController. Data is loaded into this device
in 8-bit bytes, MSB (B7) first, and LSB (B0) last, synchronized to the SERIAL
CLOCK. See section 7.1.4.
"C-BUS" serial data output to the µController. The transmission of REPLY
DATA bytes is synchronized to the SERIAL CLOCK under the control of the
CS input. This 3-state output is held at high impedance when not sending
data to the µController. See section 7.1.4.
"C-BUS" data loading control function: this input is provided by the µController.
Data transfer sequences are initiated, completed or aborted by the CS signal.
See section 7.1.4.
This output indicates an interrupt condition to the µController by going to a
logic "0". This is a "wire-ORable" output, enabling the connection of up to 8
peripherals to 1 interrupt port on the µController. This pin has a low
impedance pulldown to logic "0" when active and a high-impedance when
inactive. An external pull-up resistor is required. The conditions that cause
interrupts are indicated in the STATUS register and are effective if not masked
out by a corresponding bit in the CONTROL register. The reading of the
Status Register resets the IRQ to a high impedance and sets the contents of
the Status Register to 0.
The carrier detect output for the MSK Rx.
The carrier detect integrating capacitor.
A bias line for the internal circuitry, held at VDD/2. This pin must be bypassed
to a capacitor mounted close to the device pins.
AC coupled Tx audio input (external amplification is required for use as a
microphone input).
Negative supply (ground).
AC coupled inverting input to the Rx input amplifier (AMP1).
Output of the Rx input amplifier (AMP1)
Output of the audio filter/limiter section. In powersave mode this output is
connected to VBIAS via a 500kΩ resistor.
The 1200 or 2400 baud MSK Tx output and the DTMF encoder output. When
enabled but not transmitting MSK or DTMF signals, or when in powersave
mode, this output is connected to VBIAS via a 500kΩ resistor. On power-up,
this output can be any level: a General Reset command is required to ensure
that this output attains VBIAS initially.
Input to the audio summing amplifier (AMP2).
Output of the audio summing amplifier (AMP2).
Input to MOD1 audio gain control.
Input to the audio volume control.
Output of the audio volume control.
Output of MOD1 audio gain control.
Output of MOD2 audio gain control.
Positive supply. Levels and voltages are dependent upon this supply. This pin
should be bypassed to VSS by a capacitor.
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
5
MX829 PRELIMINARY INFORMATION
3. External Components
XTAL
X1
R1
C1
C2
XTAL/CLOCK
VDD
C7
VDD
R7
"C-BUS"
INTERFACE
XTAL
XTAL/CLOCK
SERIAL CLOCK
COMMAND DATA
REPLY DATA
CS
IRQ
CARRIER DETECT
CD CAP
VBIAS
C5
C4
C9
MIC
VSS
Mic
Input
1
2
3
4
5
6
7
8
9
MX829
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VDD
MOD2
MOD1
AUDIO OUT
VOL IN
MOD1 IN
SUM OUT
SUM IN
C3
R4
MSK/DTMF OUT
FILTER OUT
DEMOD FB
DEMOD IN
R2
R3
R5
C6
R6
C8
Input from
Demodulator
Figure 2: Recommended External Components
C1
22pF
±20%
R1
C2
22pF
±20%
R2
Note 1
±10%
C3
68pF
±20%
R3
Note 1
±10%
C4
0.1µF
±20%
R4
100kΩ
±10%
C5
0.1µF
±10%
R5
100kΩ
±10%
C6
100pF
±20%
R6
C7
0.1µF
±20%
R7
5.6nF
±20%
C8
Note 2
C9
1MΩ
Note 2
±5%
±10%
22kΩ
±10%
4.032MHz
±100ppm
±20%
X1
Note 3
External Component Notes:
1. R2, R3, R4 and C3 form the gain components for the Summing Amplifier (AMP2).
R2 and R3 should be chosen as required from the system specification, using the following formula:
Audio Gain = -
R4
R3
DTMF Gain = -
R4
R2
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
6
MX829 PRELIMINARY INFORMATION
2. R5, R6, C6 and C8 form the gain components for the Rx Input Amplifier (AMP1).
R6 should be chosen as required by the signal level, using the following formula:
Gain = -
R5
R6
C8 x R6 should be chosen so as not to compromise the low frequency performance of this product.
3. For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of
VDD, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design
assistance, consult your crystal manufacturer.
4. General Description
The MX829 consists of five main sections: the Audio Filter, the Programmable Attenuators, the DTMF encoder, the MSK
transmitter, and the MSK receiver. These sections are controlled via a serial ("C-BUS") interface. The five sections are
described below.
4.1 Audio Filtering
This consists of an input amplifier and a common audio filter section, which may be switched between Rx and Tx. The
filter section comprises an anti-alias filter followed by low-pass and high-pass filtering with an amplitude limiter to set the
maximum deviation. Three variable attenuation blocks may be used to set the volume (in Rx) or the modulation level (in
Tx). Pre- and de-emphasis can be added externally using resistors and capacitors around AMP1, AMP2 and the
microphone amplifiers, see Figure 7,Figure 8, and Figure 9. The anti-alias filter is designed to reduce aliasing effects
above 50kHz which is approximately half the internal filter's sample rate.
The filtering is designed to meet the ETS 300 086 specification.
Various powersave modes are incorporated.
4.2 MOD1 and MOD2 Attenuators
The MOD1 input can be connected directly to SUM OUT, so that the MOD1 and MOD2 outputs can then be used for two
point modulation. Alternatively, the MOD1 attenuator can be used for auxiliary gain adjustment, in which case the input
signal must be ac coupled with a suitable capacitor.
4.3 DTMF Encoder
This generates the standard DTMF tones according to the CONTROL 2 Register settings. It also has a powersave mode.
4.4 MSK Tx
The Tx function of the MSK modem continuously operates in a free format mode, which means that the preamble and
frame sync have to be programmed like normal data bytes. However, a 2-byte checksum may be generated automatically
by simply marking the beginning and end of the data to be used. Any number of whole bytes may be used to generate the
checksum.
After the last byte has been transmitted one additional "hang bit" is automatically added to the end. All Tx operations are
programmed from the "C-BUS" via an 8-bit buffer. The Tx part of the MSK Modem has a Powersave mode
The modulation output is one cycle of 1200Hz for a "1" and one and a half cycles of 1800Hz for a "0" at 1200 baud, or one
half cycle of 1200Hz for a "1" and one cycle of 2400Hz for a "0" at 2400 baud.
4.5 MSK Rx
In Rx, the modem automatically achieves bit sync and then recognizes the previously selected SYNC and/or SYNT word
of the MPT1327, ETS 300 230 or PAA1382 specifications. At the same time as one of the above, it can also recognize a
user programmed 16-bit RX SYNC WORD.
On reception of the SYNC, SYNT or RX SYNC WORD, the device will automatically (or manually at any time) start
checking the data and checksum. It provides a 1-bit correct/incorrect result every byte, so that any number of bytes can be
checked.
The Rx part of the MSK modem operates at 1200 or 2400 baud and has a powersave mode. Both MSK Rx and Tx work
in half duplex mode.
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
7
MX829 PRELIMINARY INFORMATION
5. Software Description
5.1 Address/Commands
Instructions and data are transferred, via "C-BUS", in accordance with the timing information given in Figure 14.
Instruction and data transactions to and from the MX829 consist of an Address/Command (A/C) byte followed by either:
1. a further instruction or data (1 or 2 bytes)
2. a status or Rx data reply (1 byte)
5.1.1 8-bit Write Only Registers
HEX
ADDRESS/
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
NAME
(D7)
(D6)
(D5)
(D4)
(D3)
(D2)
(D1)
(D0)
COMMAND
$01
RESET
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
$10
CONTROL 1
AMP1
AMP2
AUDIO
MSKRX
MSKTX
UK/F
MIC
B/W
$11
CONTROL 2
CHKSUM
DTMFEN
DTMFHI
DTMFLO
DTMF3
DTMF2
DTMF1
DTMF0
$13
AUDIO
ATTENUATION
0
0
0
BIT 4
CONTROL 3/
IRQ ENABLE
0
1200/2400
$40
$43
TXDATA
<-------------------------- GAIN -------------------------->
BIT 3
BIT 2
TXIDLEM RXDATAM TXDATAM RX SYNC
WORD
PRIME
BIT 1
BIT 0
SYNT
PRIME
SYNC
PRIME
<----------------------------------------------- TXDATA ----------------------------------------------->
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
NAME
(D7)
(D6)
(D5)
(D4)
(D3)
(D2)
(D1)
(D0)
5.1.2 16-bit Write Only Registers
HEX
ADDRESS/
COMMAND
$12
MOD LEVELS
MOD 1
<-------------------------- MOD 1 -------------------------->
(1)
0
0
ENABLE
BIT 4
(2)
0
0
0
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
<-------------------------- MOD 2 -------------------------->
$44
RX SYNC
WORD (1)
BIT 3
BIT 2
BIT 1
BIT 0
<------------------------------------------- RX SYNC WORD ----------------------------------------->
BIT 15
BIT 14
BIT 13
BIT 12
BIT 11
BIT 10
BIT 9
BIT 8
<------------------------------------------- RX SYNC WORD ----------------------------------------->
(2)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
8
MX829 PRELIMINARY INFORMATION
5.2 Write Only Register Description
5.2.1 RESET Register (Hex address $01)
The reset command has no data attached to it. It sets the device registers into the specific states as listed below:
REGISTER NAME
BIT 7
(D7)
BIT 6
(D6)
BIT 5
(D5)
BIT 4
(D4)
BIT 3
(D3)
BIT 2
(D2)
BIT 1
(D1)
BIT 0
D0)
CONTROL 1
0
0
0
0
0
0
0
0
CONTROL 2
0
0
0
0
0
0
0
0
CONTROL 3/IRQ ENABLE
0
0
0
0
0
0
0
0
AUDIO ATTENUATION
0
0
0
0
0
0
0
0
TXDATA
X
X
X
X
X
X
X
X
MOD LEVELS (1)
0
0
0
0
0
0
0
0
MOD LEVELS (2)
0
0
0
0
0
0
0
0
RX SYNC WORD (1)
X
X
X
X
X
X
X
X
RX SYNC WORD (2)
X
X
X
X
X
X
X
X
STATUS
0
0
0
0
0
0
0
0
RXDATA
X
X
X
X
X
X
X
X
X = undefined
5.2.2 CONTROL1 Register (Hex address $10)
This register is used to control the functions of the device as described below:
AMP1
(Bit 7)
When this bit is "1", AMP1 is enabled.
When this bit is "0", AMP1 is disabled (i.e. powersaved).
AMP2
(Bit 6)
When this bit is "1", both AMP2 and MOD2 are enabled.
When this bit is "0", both AMP2 and MOD2 are disabled (i.e. powersaved) and the MOD2 output is
pulled to VBIAS via a 1M: resistor.
AUDIO
(Bit 5)
When this bit is "1", the audio filter/limiter section is enabled.
When this bit is "0", the audio filter/limiter section is disabled (i.e. powersaved).
MSKRX
(Bit 4)
When this bit is "1", the MSK Rx is enabled.
When this bit is "0", the MSK Rx is disabled (i.e. powersaved).
Note: The MSK Rx and Tx cannot both be enabled at the same time. If both MSKRX and MSKTX are "1", then they will
both be disabled (i.e. powersaved).
MSKTX
(Bit 3)
When this bit is "1", the MSK Tx is enabled.
When this bit is "0", the MSK Tx is disabled (i.e. powersaved).
Note: The MSK Tx and Rx cannot both be enabled at the same time. If both MSKTX and MSKRX are "1", then they will
both be disabled (i.e. powersaved).
The DTMF Encoder and MSK Tx cannot both be enabled at the same time. If both DTMFEN and MSKTX are "1",
then they will both be disabled.
UK/F
(Bit 2)
When this bit is "1", the SYNC/SYNT is set to the PAA standard of "1011010000110011" (SYNC)
When this bit is "0", the SYNC/SYNT is set to the MPT standard of "1100010011010111" (SYNC)
MIC
(Bit 1)
When this bit is "1", the MIC input is enabled and the AMP1 (DEMODIN) input is disabled.
When this bit is "0", the AMP1 (DEMODIN) input is enabled and the MIC input is disabled.
B/W
(Bit 0)
When this bit is "1", the bandwidth of the audio path is set wide for 20kHz/25kHz RF channel spacing.
When this bit is "0", the bandwidth of the audio path is set narrow for 12.5kHz RF channel spacing.
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
9
MX829 PRELIMINARY INFORMATION
5.2.3 CONTROL 2 Register (Hex address $11)
This register is used to control the functions of the device as described below:
CHKSUM
(Bit 7)
In the Tx mode, when this bit is "1", the checksum generator is enabled. All complete bytes that are
transmitted after this time are used in the checksum calculation.
When this bit goes from "1" to "0", the checksum generator will complete its calculations on the
current byte and the result will be sent as the next two bytes of transmitted data.
In the Rx mode, the "0" to "1" transition of the CHKSUM bit is used at the start of the next byte
received at DEMODIN to manually reset the Rx checksum calculation, see Figure 4. The calculation
can also be reset automatically by a SYNC, SYNT, or RX SYNC WORD detection - see section 5.2.5.
In this case, the Rx checksum calculation starts with the first data byte after the 2-byte sync word has
been detected. The CHKSUM bit can be reset to "0" at any time. The result of the checksum is made
available in the STATUS Register after the reception of every complete byte (See section 5.3.1).
Note that the device is designed to work with any message length, and as a consequence it is not
aware of the position of the checksum within the incoming data message. It thus performs a
checksum assessment after every received byte. The controlling software should use its knowledge
of the system message length in order to determine which RXSUMF reading is valid, i.e. after the
second of the two checksum bytes has been received.
The timing of data bytes relative to the checksum bit is shown in Figure 3 and Figure 4.
TXDATAF (bit 3)
STATUS REGISTER
READ STATUS
REGISTER
WRITE TO
Tx DATA BUFFER
1
3
2
4
5
6
7
CHKSUM (bit 7)
CONTROL 2 REGISTER
1
Tx OUTPUT
3
2
4
2 - BYTE
CHECKSUM
5
6
7
CHECKSUM based on bytes 3, 4, 5.
Figure 3: Checksum Generation in Tx Mode
DEMODIN
(Rx Data)
1
2
3
1
2
4
5
6
7
RXDATAF (bit 4)
STATUS REGISTER
READ STATUS
REGISTER
READ Rx
DATA BUFFER
0
3
4
5
6
7
CHKSUM (bit 7)
CONTROL 2 REGISTER
RXSUMF (bit 6)
STATUS REGISTER
CHECK
4
CHECK
4 +5
CHECK
4 +5+6
CHECK
4+5 + 6+7
Figure 4: Checksum Calculation in Rx Mode
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
DTMFEN
(Bit 6)
Note:
10
MX829 PRELIMINARY INFORMATION
When this bit is "1", the DTMF output is enabled.
When this bit is "0", the DTMF output is disabled. As the powersave of the DTMF is performed in the
DTMFHI and DTMFLO registers, this bit allows a fast start up time for the tones.
The DTMF Encoder and MSK Tx cannot both be enabled at the same time. If both DTMFEN and MSKTX are "1",
then both will be disabled.
DTMFHI
(Bit 5)
When this bit is "1", the DTMF high frequency tone generator is enabled. It will not appear on the
output pin unless or until the DTMFEN is "1".
When this bit is "0", the DTMF high frequency tone generator is disabled (i.e. powersaved).
DTMFLO
(Bit 4)
When this bit is "1", the DTMF low frequency tone generator is enabled. It will not appear on the
output pin unless or until the DTMFEN is "1".
When this bit is "0", the DTMF low frequency tone generator is disabled (i.e. powersaved).
DTMF3, DTMF2,
DTMF1, DTMF0
(Bit 3, Bit 2,
Bit 1, Bit 0)
These four bits define the DTMF tones according to the table below:
Bit 3
Bit 2
Bit 1
Bit 0
DTMF Tones
DTMF 'Digit'
0
0
0
0
1209Hz + 697Hz
1
0
0
0
1
1209Hz + 770Hz
4
0
0
1
0
1209Hz + 852Hz
7
0
0
1
1
1209Hz + 941Hz
*
0
1
0
0
1337Hz + 697Hz
2
0
1
0
1
1337Hz + 770Hz
5
0
1
1
0
1337Hz + 852Hz
8
0
1
1
1
1337Hz + 941Hz
0
1
0
0
0
1478Hz + 697Hz
3
1
0
0
1
1478Hz + 770Hz
6
1
0
1
0
1478Hz + 852Hz
9
1
0
1
1
1478Hz + 941Hz
#
1
1
0
0
1634Hz + 697Hz
A
1
1
0
1
1634Hz + 770Hz
B
1
1
1
0
1634Hz + 852Hz
C
1
1
1
1
1634Hz + 941Hz
D
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
11
MX829 PRELIMINARY INFORMATION
5.2.4 AUDIO ATTENUATION Register (Hex Address $13)
The five least significant bits in this register are used to set the attenuation of the audio volume control according to the
table below:
Note:
4
3
2
1
0
Audio Attenuation
0
0
0
0
0
Off
0
0
0
0
1
48.0dB
0
0
0
1
0
46.4dB
0
0
0
1
1
44.8dB
0
0
1
0
0
43.2dB
0
0
1
0
1
41.6dB
0
0
1
1
0
40.0dB
0
0
1
1
1
38.4dB
0
1
0
0
0
36.8dB
0
1
0
0
1
35.2dB
0
1
0
1
0
33.6dB
0
1
0
1
1
32.0dB
0
1
1
0
0
30.4dB
0
1
1
0
1
28.8dB
0
1
1
1
0
27.2dB
0
1
1
1
1
25.6dB
1
0
0
0
0
24.0dB
1
0
0
0
1
22.4dB
1
0
0
1
0
20.8dB
1
0
0
1
1
19.2dB
1
0
1
0
0
17.6dB
1
0
1
0
1
16.0dB
1
0
1
1
0
14.4dB
1
0
1
1
1
12.8dB
1
1
0
0
0
11.2dB
1
1
0
0
1
9.6dB
1
1
0
1
0
8.0dB
1
1
0
1
1
6.4dB
1
1
1
0
0
4.8dB
1
1
1
0
1
3.2dB
1
1
1
1
0
1.6dB
1
1
1
1
1
0dB
Bits 5, 6 and 7 should always be set to "0".
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
12
MX829 PRELIMINARY INFORMATION
5.2.5 CONTROL 3 / IRQ ENABLE Register (Hex address $40)
This register is a mixture of control bits and interrupt mask bits, as detailed below:
Bit 7
Not used, set to zero.
1200/2400
(Bit 6)
When this bit is "1", the MSK Rx and Tx are set to operate at 1200 baud.
When this bit it "0", the MSK Rx and Tx are set to operate at 2400 baud.
TXIDLEM
(Bit 5)
When this bit is "1", the TXIDLE interrupt will be gated out to the IRQ pin.
RXDATAM
(Bit 4)
When this bit is "0", the TXIDLE interrupt will be inhibited. This bit has no effect on the contents of the
STATUS register.
When this bit is "1", the RXDATA interrupt will be gated out to the IRQ pin.
When this bit is "0", the RXDATA interrupt will be inhibited. This bit has no effect on the contents of
the STATUS register.
TXDATAM
(Bit 3)
When this bit is "1", the TXDATA interrupt will be gated out to the IRQ pin.
RX SYNC WORD
PRIME
(Bit 2)
When this bit is set to "1", it enables the RX SYNC WORD detection.
It is cleared/disabled when a SYNC, SYNT, or RX SYNC WORD is detected.
It may also be cleared/disabled by writing "0" directly to this bit.
SYNT PRIME
(Bit 1)
When this bit is set to "1", it enables the SYNT detection.
It is cleared/disabled when a SYNC, SYNT, or RX SYNC WORD is detected.
It may also be cleared/disabled by writing "0" directly to this bit.
SYNC PRIME
(Bit 0)
When this bit is set to "1", it enables the SYNC detection.
It is cleared/disabled when a SYNC, SYNT, or RX SYNC WORD is detected.
It may also be cleared/disabled by writing "0" directly to this bit.
When this bit is "0", the TXDATA interrupt will be inhibited. This bit has no effect on the contents of
the STATUS register.
5.2.6 TXDATA Register (Hex Address $43)
This is the Tx data output register. It is double buffered, thus giving the user up to 8 bit periods to load in the next 8 bits.
MSK data is transmitted immediately it is loaded if the transmitter is idle. Data is transmitted in 8-bit bytes, bit 7 (MSB) will
be transmitted first.
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
13
MX829 PRELIMINARY INFORMATION
5.2.7 MOD LEVELS Register (Hex address $12)
The six least significant bits of the first byte in this register are used to set the attenuation of the Modulator 1 amplifier and
the five least significant bits of the second byte in this register are used to set the attenuation of the Modulator 2 amplifier,
according to the tables below:
5
4
3
2
1
0
Mod. 1 Attenuation
4
3
2
0
X
X
X
X
X
Disabled (VBIAS)
1
0
0
0
0
0
>40dB
0
0
0
1
0
0
0
0
1
12.0dB
0
0
0
1
0
0
0
1
0
11.6dB
0
0
0
1
0
0
0
1
1
11.2dB
0
0
1
0
0
1
0
0
10.8dB
0
1
0
0
1
0
1
10.4dB
1
0
0
1
1
0
10.0dB
1
0
0
1
1
1
1
0
1
0
0
1
0
1
0
1
0
1
1
0
1
1
0
1
1
0
Mod. 2 Attenuation
0
0
>40dB
0
1
6.0dB
1
0
5.8dB
0
1
1
5.6dB
0
1
0
0
5.4dB
0
0
1
0
1
5.2dB
0
0
1
1
0
5.0dB
9.6dB
0
0
1
1
1
4.8dB
0
9.2dB
0
1
0
0
0
4.6dB
0
1
8.8dB
0
1
0
0
1
4.4dB
0
1
0
8.4dB
0
1
0
1
0
4.2dB
0
1
1
8.0dB
0
1
0
1
1
4.0dB
1
1
0
0
7.6dB
0
1
1
0
0
3.8dB
0
1
1
0
1
7.2dB
0
1
1
0
1
3.6dB
1
0
1
1
1
0
6.8dB
0
1
1
1
0
3.4dB
1
0
1
1
1
1
6.4dB
0
1
1
1
1
3.2dB
1
1
0
0
0
0
6.0dB
1
0
0
0
0
3.0dB
1
1
0
0
0
1
5.6dB
1
0
0
0
1
2.8dB
1
1
0
0
1
0
5.2dB
1
0
0
1
0
2.6dB
1
1
0
0
1
1
4.8dB
1
0
0
1
1
2.4dB
1
1
0
1
0
0
4.4dB
1
0
1
0
0
2.2dB
1
1
0
1
0
1
4.0dB
1
0
1
0
1
2.0dB
1
1
0
1
1
0
3.6dB
1
0
1
1
0
1.8dB
1
1
0
1
1
1
3.2dB
1
0
1
1
1
1.6dB
1
1
1
0
0
0
2.8dB
1
1
0
0
0
1.4dB
1
1
1
0
0
1
2.4dB
1
1
0
0
1
1.2dB
1
1
1
0
1
0
2.0dB
1
1
0
1
0
1.0dB
1
1
1
0
1
1
1.6dB
1
1
0
1
1
0.8dB
1
1
1
1
0
0
1.2dB
1
1
1
0
0
0.6dB
1
1
1
1
0
1
0.8dB
1
1
1
0
1
0.4dB
1
1
1
1
1
0
0.4dB
1
1
1
1
0
0.2dB
1
1
1
1
1
1
0dB
1
1
1
1
1
0dB
X = don't care
MOD1 ENABLE
(Bit 5, first byte)
When this bit is "1" the MOD1 attenuator is enabled.
When this bit is "0" the MOD1 attenuator is disabled (i.e. powersaved).
Bits 6 and 7 in the first byte and bits 5, 6 and 7 in the second byte should always be set to "0". MOD
LEVELS (1) register is loaded first.
Note: The MOD2 attenuator is enabled by the AMP2 ENABLE signal (bit 6 of CONTROL1 register).
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
14
MX829 PRELIMINARY INFORMATION
5.2.8 RX SYNC WORD Register (Hex $44)
This is a two byte register that defines the 16-bit programmable synchronization word. This word is compared with the
incoming Rx data and, if a match is found, it is indicated in the STATUS register and an interrupt is generated. Bit 15, the
MSB of the first byte, is loaded first.
8-bit Read Only Registers
HEX
ADDRESS/
COMMAND
REGISTER
NAME
BIT 7
(D7)
BIT 6
(D6)
$41
STATUS
0
RXSUMF
$42
RXDATA
BIT 7
BIT 6
BIT 5
(D5)
BIT 4
(D4)
BIT 3
(D3)
BIT 2
(D2)
BIT 1
(D1)
BIT 0
(D0)
TXIDLEF RXDATAF TXDATAF RX SYNC SYNTF SYNCF
WORDF
<----------------------------------------------- RXDATA ----------------------------------------------->
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
5.3 Read Only Register Description
5.3.1 STATUS Register (Hex address $41)
This register is used to indicate the status of the device as described below:
Note: After reading the contents of the Status Register, all bits in the Status Register are reset to a zero state and the
IRQ, externally generated by the MX829, is cleared.
Bit 7
Not used, always set to zero.
RXSUMF
(Bit 6)
When this bit is "1", the Rx checksum is correct.
When this bit is "0", the Rx checksum is incorrect.
This bit is updated and latched in, after reception of every eight bits (see section 5.2.3).
TXIDLEF
(Bit 5)
When all the Tx data and any checksum and one "hang-bit" have been transmitted, this bit will be set to "1"
to indicate that the transmitter is idle. This bit is reset to "0" immediately after reading the STATUS register.
When this bit is set to "1", an interrupt may be generated depending on the state of the TXIDLEM bit in the
CONTROL 3 / IRQ ENABLE register.
RXDATAF
(Bit 4)
When a full byte of data is received and is available in the RXDATA register, this bit will be set to "1". This bit
is reset to "0" immediately after reading the STATUS register. When this bit is set to "1" an interrupt may be
generated depending on the state of the RXDATAM bit in the CONTROL 3 / IRQ ENABLE register.
TXDATAF
(Bit 3)
When the Tx data buffer is empty this bit will be set to "1".
This bit is reset to "0" immediately after reading the STATUS register. When this bit is set to "1", an interrupt
may be generated depending on the state of the TXDATAM bit in the CONTROL 3 / IRQ ENABLE register.
RX SYNC
WORDF
(Bit 2)
This bit is only defined when RX SYNC WORD PRIME is enabled.
When the data sequence specified in the RX SYNC WORD register has been successfully matched to the
Rx incoming data, this bit will be set to "1".
This bit is reset to "0" immediately after reading the STATUS register. When this bit is set to "1", an interrupt
will be generated, the checksum generator and byte counter will be reset and SYNC PRIME, SYNT PRIME
and RX SYNC WORD PRIME will be reset.
SYNTF
(Bit 1)
This bit is only defined when SYNT PRIME is enabled.
When the data sequence specified by SYNT has been successfully matched to the Rx incoming data, this bit
will be set to "1".
This bit is reset to "0" immediately after reading the STATUS register. When this bit is set to "1", an interrupt
will be generated, the checksum generator and byte counter will be reset and SYNC PRIME, SYNT PRIME
and RX SYNC WORD PRIME will be reset.
SYNCF
(Bit 0)
This bit is only defined when SYNC PRIME is enabled.
When the data sequence specified by SYNC has been successfully matched to the Rx incoming data, this
bit will be set to "1".
This bit is reset to "0" immediately after reading the STATUS register. When this bit is set to "1", an interrupt
will be generated, the checksum generator and byte counter will be reset and SYNC PRIME, SYNT PRIME
and RX SYNC WORD PRIME will be reset.
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
15
MX829 PRELIMINARY INFORMATION
5.3.2 RXDATA Register (Hex address $42)
This register contains the last byte of data received. It is updated every 8 bits at the same time as the RXSUMF bit in the
STATUS register is updated.
The RXDATA register is double buffered, thus giving the user up to 8 bit periods to read the data before it is overwritten by
the next byte.
5.4 MSK Checksum Generation and Checking
5.4.1 Generation
The checksum generator takes the m x 8 bits from the m bytes of information, sequentially loaded into the TXDATA
register and divides them modulo-2, by the generating polynomial:
X15 + X14 + X13 + X11 + X4 + X2 + 1
It then takes the 15-bit remainder from the polynomial divider, inverts the last bit and appends an EVEN parity bit
generated from the initial m x 8 bits and the 15-bit remainder (with the last bit inverted).
This 16-bit word is used as the "CHECKSUM". See Figure 5.
(m = the number of bytes in the information to be sent)
m x 8 bits
÷ polynomial
15-bit remainder
invert last bit
m x 8 bits
15-bit
P
remainder
"CHECKSUM"
EVEN parity on
whole Tx frame
Figure 5: Checksum Generation
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
16
MX829 PRELIMINARY INFORMATION
5.4.2 Checking
The checksum checker performs two tasks:
It takes the first n-1 bits of a received (n = 8m + 16 bits) message, inverts bit n-1, and divides them modulo-2, by the
generating polynomial:
X15 + X14 + X13 + X11 + X4 + X2 + 1
The 15 bits remaining in the polynomial divider are checked for all zero.
Secondly, it generates an EVEN parity bit from the first n-1 bits of a received message and compares this bit with the
received parity bit (bit n). See Figure 6.
If the 15 bits in the polynomial divider are all zero, and the two parity bits are equal, then the RXSUMF bit (STATUS
register bit 6) is set. This is updated and latched every 8 bits, starting at the bit immediately after the initialization of the bit
counter. This initialization takes place on detection of frame synchronization, i.e. the matching of received data to the
SYNC, SYNT or RX SYNC WORD.
Note that the checksum is calculated on the received data before it is double buffered (see Figure 4).
n = the number of bits in the received message
m = the number of bytes of transmitted data, excluding checksum
m x 8 bits
15-bit
remainder
P
parity
(bit n)
n - 1 bits
invert last bit
generate EVEN
parity bit
÷ polynomial
same as parity?
15-bit remaining in
divider all zero?
YES
YES
AND
transmitted
received
CHECKSUM OK
Figure 6: Checksum Checking
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
17
MX829 PRELIMINARY INFORMATION
6. Application
The following block diagrams show the possible arrangements for the pre- and de-emphasis required by PAA1382 and
MPT1327 specifications.
MIC
IN
AUDIO
PROCESSOR
PREEMPHASIS 1
Σ
MSK/DTMF
TX
MOD
OUT
PREEMPHASIS 2
MX829
Figure 7: Transmitter Pre-emphasis
Note:
Both pre-emphasis positions shown, as required by the PAA1382 specification. Remove pre-emphasis 2 for the
MPT1327 specification requirement.
DEMOD
IN
DEEMPHASIS
AUDIO
OUT
AUDIO
PROCESSOR
MSK
RX
MX829
Figure 8: PAA1382 Receiver De-emphasis
Note:
De-emphasis shown in all paths, as required by the PAA1382 specification.
DEMOD
IN
AUDIO
PROCESSOR
DEEMPHASIS
AUDIO
OUT
MSK
RX
MX829
Figure 9: MPT1327 Receiver De-emphasis
Note:
De-emphasis shown in audio path only, as required by the MPT1327 specification.
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
18
MX829 PRELIMINARY INFORMATION
6.1 Programming the MX829
The MX829 should be programmed in the following manner:
1. Perform a General Reset when first applying power to the MX829.
2. Program the MX829 configuration while in powersave.
e.g.
UK/F, MIC, B/W, 1200/2400, DTMF0-3, DTMFHI, DTMFLO, TXIDLEM, RXDATAM, TXDATAM,
RX SYNC WORD PRIME, SYNT PRIME, SYNC PRIME, MOD1, MOD2, RX SYNC WORD and AUDIO
ATTENUATOR.
3. Take the appropriate parts of the MX829 out of powersave by enabling:
AMP1, AMP2, MOD1, MOD2, AUDIO and (DTMFEN or MSKTX or MSKRX).
4. In DTMF Tx mode, a DTMF tone will be generated for the duration that DTMFEN is set to “1”.
5. In MSK Rx mode, wait for an interrupt ( IRQ = “0”) or poll the STATUS register. Remember that all status flags are
reset after reading the STATUS register.
A. If RXSYNCWORDF, SYNTF or SYNCF become set to “1”, the corresponding synchronization word has been
detected. This indicates the start of valid Rx data. The checksum calculation will be automatically reset. Note
that the timing of RXDATAF will be re-aligned by the generation of a SYNC, SYNT or RX SYNC WORD
interrupt.
B. When RXDATAF subsequently becomes set to “1”, read the Rx data from the RXDATA register. (Note that
RXDATAF will be set every 8 bits regardless of whether valid Rx data is being received or not. Sync and
checksum patterns should be considered for validating the data).
C. If RXSUMF becomes set to “1”, then all of the Rx data sent (starting after the synchronization word and
terminating with a checksum) will have been correctly received. Note that it is necessary to know in advance
what message length is expected, in order to determine at which point RXSUMF is valid (i.e. after the interrupt
for the second checksum data byte being received has occurred). The RXSUMF bit is invalid at all other times.
When RXSUMF becomes set to “1”, the last two bytes of Rx data received will represent the two-byte
checksum transmitted. The first checksum byte will already have been read from the RXDATA register, the last
byte is available to be read, as the RXDATAF bit will also have been set to “1”.
6. In MSK Tx mode, wait for an interrupt ( IRQ = “0”) or poll the STATUS register. Remember that all status flags are
reset after reading the STATUS register.
A. Do not send Tx data until the TXDATAF bit has been set to “1”. When the TXDATAF bit is next set to “1”, write
the first byte of Tx data to the TXDATA register. If the transmit buffer is empty, this data will be transmitted
immediately, causing the TXDATAF bit to be set to “1” approximately one MSK bit-period after the TXDATA
register has been loaded with data. (Any TXIDLEF bit set upon entering MSK Tx mode should be ignored).
B. The next byte of Tx data should be written to the TXDATA register as soon as the TXDATAF bit has been set to
“1”. Once this has been done, the TXDATAF bit will again be set to “1” eight MSK bit-periods after the TXDATA
register was loaded with the second byte of data.
C. Subsequent bytes of Tx data should be written to the TXDATA register as soon as the TXDATAF bit has been
set to”1”. After the last byte of Tx data has been loaded, the TXDATAF bit will be set after both 8 and 16 MSK
bit-periods followed by the TXIDLEF bit which will be set approximately one MSK bit-period later, to indicate
that the final bit has been transmitted.
D. The TXDATAF bit will continue to be set every 8 MSK bit-periods, regardless of whether Tx data is written to
the TXDATA register or not, providing the transmitter is enabled (MSK Tx mode = MSKTX bit set to “1”). Note
that while the 2-byte checksum is being generated and transmitted, the TXDATAF bit will not be set for
approximately 24 MSK bit-periods.
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
19
MX829 PRELIMINARY INFORMATION
IRQ
≤ 8-bit
period
RXSYNCWORDF
or SYNTF
or SYNCF
RXDATAF
Byte 1
DEMODIN
Byte 2
2 bytes of sync data + 2 bytes of MSK data
STATUS
RXDATAF
RXDATAF
RXDATAF
"SYNC"
FLAG
READ
Rx DATA
(Byte 1)
COMMANDS
READ
Rx DATA
(Byte 2)
Figure 10: Reception of 2 Bytes of Data
IRQ
≤ 8-bit
period
≈ 1-bit period
8-bit period
8-bit period
TXIDLEF
TXDATAF
Byte 3
Byte 2
Byte 1
MSK/DTMFOUT
3 bytes of MSK data + 1 hang bit
READ
STATUS
TX
IDLEF
TX
TX
DATAF DATAF
TX
DATAF
TX
DATAF
TX
DATAF
TX
DATAF
TX
IDLEF
WRITE
COMMANDS
ENABLE
TX and
TXDATAM
WRITE
TX DATA
(Byte 2)
WRITE
TX DATA
(Byte 3)
WRITE
TX DATA
(Byte 1)
and
ENABLE
TXIDLEM
Figure 11: Transmission of 3 Bytes of Data
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
20
MX829 PRELIMINARY INFORMATION
7. Performance Specification
7.1 Electrical Performance
7.1.1 Absolute Maximum Ratings
Exceeding these maximum ratings can result in damage to the device.
General
Min.
Max.
Units
Supply (VDD - VSS)
-0.3
7.0
V
Voltage on any pin to VSS
-0.3
VDD + 0.3
V
VDD
-30
30
mA
VSS
-30
30
mA
Any other pin
-20
20
mA
Current
DW / P Package
Total Allowable Power Dissipation at TAMB = 25°C
Derating above 25°C
800
mW
13
mW/°C above 25°C
Storage Temperature
-40
85
°C
Operating Temperature
-40
85
°C
DS Package
Total Allowable Power Dissipation at TAMB = 25°C
Derating above 25°C
550
mW
9
mW/°C above 25°C
Storage Temperature
-40
85
°C
Operating Temperature
-40
85
°C
7.1.2 Operating Limits
Correct operation of the device outside these limits is not implied.
Notes
Min.
Max.
Units
Supply (VDD - VSS)
3.0
5.5
V
Operating Temperature
-40
85
°C
4.0315968
4.0324032
MHz
Xtal Frequency
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
21
MX829 PRELIMINARY INFORMATION
7.1.3 Operating Characteristics
For the following conditions unless otherwise specified:
Xtal Frequency = 4.032MHz, Bit Rate = 1.2k bits/sec, Noise Bandwidth = Bit Rate,
Audio Level 0dB ref. = 308mVrms at 1kHz, VDD = 5.0V, TAMB = 25°C.
Notes
Min.
Typ.
Max.
Units
2
2.7
4.0
mA
IDD (DTMF encode off for either Tx or Rx) (VDD = 5.0V)
2
5.0
8.0
mA
IDD (DTMF encode on for either Tx or Rx) (VDD = 5.0V)
IDD (Powersaved) (VDD = 3.3V)
2
9
mA
2
0.3
1.0
mA
IDD (Powersaved) (VDD = 5.0V)
2
0.6
1.5
mA
DC Parameters
IDD (Tx or Rx) (VDD = 3.3V)
"C-BUS" Interface
Input Logic "1"
70%
VDD
Input Logic "0"
Input Leakage Current (logic "1" or "0")
-1.0
Input Capacitance
Output Logic "1" (IOH = 120µA)
VDD
1.0
µA
7.5
pF
90%
VDD
Output Logic "0" (IOL = 360µA)
"Off" State Leakage Current (VOUT = VDD)
30%
9
10%
VDD
10
µA
AC Parameters
Input Sensitivity (for 0dB output)
Tx Audio Input (MIC)
8
308
mVRMS
Rx Audio Input (DEMODFB)
8
308
mVRMS
Output Drive Level
For 60% Deviation
1, 6, 8
291
308
326
mVRMS
For 100% Deviation
1, 6, 7, 8
1440
mVP-P
Gain at 1kHz
5
0
dB
Passband Ripple
5
Audio Filters
SINAD
Signal Path Noise
-2.0
0.5
dB
5, 14
59
dBp
5
-55
dB
Narrow Audio Bandwidth Setting
Passband Frequencies
5
300
2550
Hz
Stopband Attenuation
(f = 100Hz)
5
3.0
dB
(f = 3400Hz)
5
5.5
dB
(f = 6000Hz)
5
10.5
24
dB
(f = 12500Hz)
5
25
49
dB
5
300
Wide Audio Bandwidth Setting
Passband Frequencies
3000
Hz
Stopband Attenuation:
(f = 100Hz)
5
3.0
dB
(f = 3400Hz)
5
3.0
dB
(f = 6000Hz)
5
10.5
19
dB
(f = 25000Hz)
5
39.5
68
dB
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
22
MX829 PRELIMINARY INFORMATION
Notes
Min.
Typ.
Max.
Units
Amp 1 and Amp 2
Open Loop Gain (INPUT = 1mV at 100Hz)
Unity Gain Bandwidth
Input Impedance (at 100Hz)
70
dB
5.0
MHz
10
MΩ
Output Impedance
Open Loop
6.0
kΩ
Closed Loop
600
Ω
Distortion (DTMF)
2
5
%
1.0
2.5
kΩ
MSK/DTMF TX OUT
Tx output impedance (not powersaved)
3
Tx output impedance (powersaved)
3
300
500
1
-1
0
kΩ
Signal Level
MSK
1
dB
DTMF High Tone
1
2.0
dB
DTMF Low Tone
1
0
dB
Distortion (DTMF)
2
5
%
(1200Hz - 1800Hz)
25
40
µs
(1800Hz - 1200Hz)
25
40
µs
(1200Hz - 2400Hz)
20
30
µs
(2400Hz - 1200Hz)
20
30
µs
2
3
%
MSK TX OUT
Isochronous Distortion:
Third Harmonic Distortion
Deviation Limiter
Threshold
1
Gain
1300
-0.5
mVP-P
0.5
dB
Transmitter Modulator Drives
Input Impedance (MOD1 IN, VOLUME IN at 100Hz)
15.0
kΩ
Mod.1 Attenuator
Nominal Adjustment Range
0
12.0
dB
Attenuation Accuracy
-1.0
1.0
dB
Step Size
0.2
0.6
dB
Output Impedance
3
0.4
Ω
600
Mod.2 Attenuator
Nominal Adjustment Range
0
6.0
dB
Attenuation Accuracy
-0.6
0.6
dB
Step Size
0.1
0.3
dB
Output Impedance
3
0.2
Ω
600
Audio Output Attenuator
Nominal Adjustment Range
0
Attenuation Accuracy
-1.5
Step Size
Output Impedance
3
48.0
dB
1.5
dB
1.6
dB
600
Ω
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
23
MX829 PRELIMINARY INFORMATION
Notes
Min.
Typ.
Max.
Units
10, 11
100
230
1000
mVRMS
MSK Receiver
Signal Input Dynamic Range (SNR = 50dB)
Bit Error Rate
SNR = 12dB at 1200 Baud
11
2.5
SNR = 12dB at 2400 Baud
11
1.5
10-4
10-3
SNR = 20dB at 1200/2400 Baud
11
1.0
10-8
Receiver Synchronization (SNR = 12dB)
12
0.995
%
Probability of Bit 16 being correct
Carrier Detect
Sensitivity
12, 13
150
mVRMS
Probability of Carrier Detection
After Bit 16 (SNR = 12dB)
0.995
%
With 230mVRMS Noise (No Signal)
0.05
%
600
Ω
Miscellaneous Impedance
FILTER OUT
Tx Audio Input (MIC) (at 100Hz)
10
MΩ
Xtal/Clock Input
'High' pulse width
4
40
ns
'Low' pulse width
4
40
ns
Input Impedance (at 100Hz)
10
MΩ
Gain (INPUT = 1mVRMS at 100Hz)
20
dB
Operating Characteristics Notes:
1. Signal levels are proportional to VDD.
2. Not including any current drawn from the modem pins by external circuitry.
A. Powersaved = all functions disabled.
B. Tx or Rx = device configured into any half-duplex operating mode.
3. Small signal impedance. A minimum load resistance of 6kΩ is suggested.
4. Timing for an external input to the XTAL/CLOCK pin.
5. Between MIC or AMP1 inputs to Modulator and Audio outputs, see Figure 12 and Figure 13.
6. It is recommended that these output levels are used to produce 60% or 100% deviation in the transmitter.
7. With the Tx Audio input level 20dB above the level required to produce 0dB at the Output Drives.
8. With output gains set to 0dB.
9.
IRQ pin.
10. See Figure 16 (variation of BER with Input Signal Level).
11. SNR = Signal to Noise Ratio in the Bit Rate Bandwidth.
12. For a "10101010101 ...01" pattern.
13. Measured with a 150mVRMS input signal (no noise).
14. dBp represents a psophometrically weighted measurement.
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
24
MX829 PRELIMINARY INFORMATION
10
Response must not exceed this limit
0.5dB
0
-10.5dB
-2dB
-10
-14 dB/octave
-20
-30
Gain (dB)
-40
-50
-60
10
100
300
1,000
2.55k
6k
20k
10,000
100,000
Frequency (Hz)
Figure 12: Overall Audio Frequency Response for 12.5kHz Channel Separation
10
Response must not exceed this limit
0.5dB
0
-10.5 dB
-2dB
-10
-14 dB/octave
-20
-30
Gain (dB)
-40
-50
-60
10
100
300
1,000
3k
6k
10,000
20k
100,000
Frequency (Hz)
Figure 13: Overall Audio Frequency Response for 20kHz/25kHz Channel Separation
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
25
MX829 PRELIMINARY INFORMATION
7.1.4 Timing
For the following conditions unless otherwise specified:
Xtal Frequency = 4.032MHz, VDD = 5.0V, TAMB = 25°C.
Parameter
Notes
Min.
Typ.
Max.
Units
tCSE
"CS-Enable to Clock-High"
2.0
µs
tCSH
Last "Clock-High to CS-High"
4.0
µs
tHIZ
"CS-High to Reply Output 3-state"
tCSOFF
2.0
µs
"CS-High" Time between transactions
2.0
µs
tNXT
"Inter-Byte" Time
4.0
µs
tCK
"Clock-Cycle" time
2.0
µs
Timing Notes:
1. Depending on the command, 1 or 2 bytes of COMMAND DATA are transmitted to the peripheral MSB (bit 7) first, LSB
(bit 0) last. REPLY DATA is read from the peripheral MSB (bit 7) first, LSB (bit 0) last.
2. Data is clocked into and out of the peripheral on the rising SERIAL CLOCK edge.
3. Loaded commands are acted upon at the end of each command.
4. To allow for differing µController serial interface formats "C-BUS" compatible ICs are able to work with either polarity
SERIAL CLOCK pulses.
tCSOFF
CS
tCSE
tCSH
tNXT
tNXT
SERIAL CLOCK
tCK
COMMAND DATA
7 6 5 4 3 2 1 0
MSB
7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
LSB
REPLY DATA
LAST DATA BYTE
FIRST DATA BYTE
ADDRESS/COMMAND
BYTE
tHIZ
7 6 5 4 3 2 1 0
MSB
7 6 5 4 3 2 1 0
LSB
FIRST REPLY DATA BYTE
LAST REPLY DATA BYTE
Logic level is not important
Figure 14: "C-BUS" Timing
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
2 x 10
26
IDEAL COHERENT MSK
-2
MX829 PRELIMINARY INFORMATION
MX829
-2
10
8
6
BIT ERROR RATE
4
2
-3
10
8
6
4
2
-4
10
8
6
4
2
-5
10
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
SNR (dB) [Noise Bandwidth = Bit Rate]
Figure 15: Bit Error Rate Graph
1 x 10
-1
* BIT RATE BANDWIDTH
1 x 10
-2
10
dB
SN
R*
12
dB
SN
R
*
-3
dB
20
BIT ERROR RATE
1 x 10
1 x 10
R*
SN
1 x 10
-4
-5
50
100
200
250 300
150
INPUT SIGNAL LEVEL (mVRMS)
500
700
800
Figure 16: Typical Variation of Bit Error Rate with Input Signal Level
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
27
MX829 PRELIMINARY INFORMATION
7.2 Packaging
Package Tolerances
A
Z
DIM.
A
B
C
E
H
J
L
P
T
X
Y
Z
E
B
L
T
PIN 1
X
Y
H
C
P
J
MIN.
TYP.
MAX.
0.318 (8.07)
0.328 (8.33)
0.205 (5.20)
0.213 (5.39)
0.066 (1.67)
0.079 (2.00)
0.312 (7.90)
0.301 (7.65)
0.002 (0.05)
0.008 (0.21)
0.010 (0.25)
0.015 (0.38)
0.022 (0.55)
0.037 (0.95)
0.026 (0.65)
0.005 (0.13)
0.009 (0.22)
0°
8°
7°
9°
4°
10°
NOTE : All dimensions in inches (mm.)
Angles are in degrees
Figure 17: 24-pin SSOP Mechanical Outline: Order as part no. MX829DS
Package Tolerances
A
Z
B
ALTERNATIVE
PIN
LOCATION
MARKING
E
W
L
T
PIN 1
X
Y
C K
H
J
P
DIM.
A
B
C
E
H
J
K
L
P
T
W
X
Y
Z
MIN.
TYP.
MAX.
0.613 (15.57)
0.299 (7.59)
0.105 (2.67)
0.419 (10.64)
0.020 (0.51)
0.020 (0.51)
0.046 (1.17)
0.597 (15.16)
0.286 (7.26)
0.093 (2.36)
0.390 (9.90)
0.003 (0.08)
0.013 (0.33)
0.036 (0.91)
0.050 (1.27)
0.016 (0.41)
0.050 (1.27)
0.0125 (0.32)
0.009 (0.23)
45°
10°
0°
5°
7°
5°
NOTE : All dimensions in inches (mm.)
Angles are in degrees
Figure 18: 24-pin SOIC Mechanical Outline: Order as part no. MX829DW
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Baseband Signal Processor
28
MX829 PRELIMINARY INFORMATION
A
Package Tolerances
B
E
E1
Y
T
PIN1
K
H
L
C
J
J1
P
DIM.
A
B
C
E
E1
H
J
J1
K
L
P
T
Y
MIN.
TYP.
MAX.
1.200 (30.48)
1.270 (32.26)
0.500 (12.70)
0.555 (14.04)
0.151 (3.84)
0.220 (5.59)
0.600 (15.24)
0.670 (17.02)
0.590 (14.99)
0.625 (15.88)
0.015 (0.38)
0.045 (1.14)
0.015 (0.38)
0.023 (0.58)
0.040 (1.02)
0.065 (1.65)
0.066 (1.67)
0.074 (1.88)
0.121 (3.07)
0.160 (4.05)
0.100 (2.54)
0.008 (0.20)
0.015 (0.38)
7°
NOTE : All dimensions in inches (mm.)
Angles are in degrees
Figure 19: 24-pin PDIP Mechanical Outline: Order as part no. MX829P
© 1998 MX•COM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480160.004
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
CML Microcircuits
COMMUNICATION SEMICONDUCTORS
CML Product Data
In the process of creating a more global image, the three standard product semiconductor
companies of CML Microsystems Plc (Consumer Microcircuits Limited (UK), MX-COM, Inc
(USA) and CML Microcircuits (Singapore) Pte Ltd) have undergone name changes and, whilst
maintaining their separate new names (CML Microcircuits (UK) Ltd, CML Microcircuits (USA)
Inc and CML Microcircuits (Singapore) Pte Ltd), now operate under the single title CML
Microcircuits.
These companies are all 100% owned operating companies of the CML Microsystems Plc
Group and these changes are purely changes of name and do not change any underlying legal
entities and hence will have no effect on any agreements or contacts currently in force.
CML Microcircuits Product Prefix Codes
Until the latter part of 1996, the differentiator between products manufactured and sold from
MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefixes MX and FX
respectively. These products use the same silicon etc. and today still carry the same prefixes.
In the latter part of 1996, both companies adopted the common prefix: CMX.
This notification is relevant product information to which it is attached.
CML Microcircuits (USA) [formerly MX-COM, Inc.] Product Textual Marking
On CML Microcircuits (USA) products, the ‘MX-COM’ textual logo is being replaced by a ‘CML’
textual logo.
Company contact information is as below:
CML Microcircuits
(UK)Ltd
CML Microcircuits
(USA) Inc.
CML Microcircuits
(Singapore)PteLtd
COMMUNICATION SEMICONDUCTORS
COMMUNICATION SEMICONDUCTORS
COMMUNICATION SEMICONDUCTORS
Oval Park, Langford, Maldon,
Essex, CM9 6WG, England
Tel: +44 (0)1621 875500
Fax: +44 (0)1621 875600
[email protected]
www.cmlmicro.com
4800 Bethania Station Road,
Winston-Salem, NC 27105, USA
Tel: +1 336 744 5050,
0800 638 5577
Fax: +1 336 744 5054
[email protected]
www.cmlmicro.com
No 2 Kallang Pudding Road, 09-05/
06 Mactech Industrial Building,
Singapore 349307
Tel: +65 7450426
Fax: +65 7452917
[email protected]
www.cmlmicro.com
D/CML (D)/2 May 2002