PM6344
EQUAD
PMC-Sierra,Inc.
Quad E1 Framer
FEATURES
• Monolithic single-chip device which
integrates four full-featured E1 framers
and transmitters for terminating duplex
E1 signals.
• Frames to a G.704 2.048 Mbit/s signal.
Frames to the signalling multiframe
and to the CRC multiframe when
enabled.
• Supports HDB3 or AMI line codes.
• Supports transfer of PCM and
signalling data to/from 2.048 Mbit/s or
16.384 Mbit/s backplane buses.
Supports n × DS0 backplane interface
for fractional E1.
• Provides Channel-Associated
Signalling (CAS) extraction/insertion,
programmable idle and digital milliwatt
code substitution, and up to three
multiframes of signalling debounce on
a per-channel basis.
• Provides trunk conditioning which
forces programmable trouble code
substitution and signalling conditioning
on all/selected channels.
• Provides an HDLC interface for
terminating/generating a datalink.
• Optionally extracts the datalink from
timeslot 16 or from any combination of
the national bits.
• Software and functionally compatible
with the PM6341 E1XC Single E1
Transceiver. Pin-compatible with the
PM4344 TQUAD Quad T1 Framer.
• Provides an 8-bit microprocessor bus
interface for configuration, control, and
status monitoring.
• Low power 5 V CMOS technology.
• Available in a rectangular 128-pin
PQFP (14 by 20 mm) package.
• Supports Line and Path performance
monitoring according to ITU
recommendations. Accumulators are
provided for counting CRC-4 errors,
Far-End Block Errors (FEBEs), frame
sync errors, and Line Code Violations
(LCVs).
• Extracts the datalink. Extracts selected
channels.
• Provides a 2-frame elastic store buffer
for jitter and wander attenuation.
timeslot 16 AIS, remote alarm, and
remote multiframe alarm.
• Provides a digital PLL for generation of
a low jitter transmit clock.
• Provides a FIFO buffer for jitter
attenuation and transmit rate
conversion. FIFO full or empty
indication allows for bit-stuffing in
higher rate multiplexing applications.
APPLICATIONS
• E1/E3 Multiplexers and Digital Private
Branch Exchanges (PBXs)
• E1 Frame Relay Interfaces
• E1 ATM Interfaces
• Fractional E1 Interfaces
• Digital Access and Cross-Connect
Systems (DACS) and Electronic DSX
Cross-Connect Systems (EDSXs)
• Digital Loop Carriers (DLCs)
• E1 Channel Service Units (CSUs) and
Data Service Units (DSUs)
• ISDN Primary Rate Interfaces (PRI)
• SDH Add/Drop Multiplexers (ADMs)
TRANSMIT SECTION
• Optionally accepts/provides dual-rail
digital PCM inputs/outputs.
• Formats data to create a G.704
2.048 Mbit/s signal. Optionally inserts
signalling multiframe alignment signal.
Optionally inserts CRC multiframe
structure including optional
transmission of FEBEs.
• Allows insertion of a datalink. Allows
insertion of selected channels through
a serial port.
• Supports transmission of the AIS,
BLOCK DIAGRAM
7UDQVPLWWHU
7&/.,>@
%73&0
%7'3>@07'
%76,*%7'1>@
%7)3>@07)3
7236
;%$6
%7,)
%DVLF7UDQVPLWWHU
%DFNSODQH
)UDPH*HQHUDWLRQ
7UDQVPLW
$ODUP,QVHUWLRQ
,QWHUIDFH
7UXQN&RQGLWLRQLQJ
7LPLQJ2SWLRQV
%7&/.>@
$WWHQXDWRU
,QWHUIDFH
7&/.2>@
7'37''>@
7'17)/*>@
3&6&
;)'/
7'/&/.
&RQWUROOHU
+'/&
7'/8'5>@
6LJQDOOLQJ
7UDQVPLWWHU
3HUFKDQQHO
7'/6,*
,GOH,QVHUW
7'/,17>@
%5&/.05&/.
5HFHLYHU
%5)3,05)3,
6,*;
3021
0(1%
3HUIRUPDQFH
0RQLWRU
(/67
6LJQDOOLQJ
(ODVWLF
([WUDFWRU
6WRUH
&RQGLWLRQ
5'35''>@
5'15/&9>@
'5,)
&'5&
'6
&ORFNDQG
5HFHLYH
'DWD
,QWHUIDFH
5HFRYHU\
,QWHUQDO
%XV
%5)32>@
)505
5HFHLYH
)UDPHU
,QWHUIDFH
)UDPH
05'
5&/.2>@
$OLJQPHQW
5)3>@
$ODUP
'HWHFWLRQ
'-$7
'LJLWDO-LWWHU
$WWHQXDWRU
$>@
2SWLRQDO3ODFHPHQW
5'%
5'/6,*
:5%
03,)
&6%
0LFURSURFHVVRU
5)'/
,QWHUIDFH
+'/&
$/(
%56,*%5'1>@
%5,)
%DFNSODQH
;&/.9&/.
5&/.,>@
%53&0%5'3>@
7UXQN
&RXQWHUV
PMC-950510 (R6)
'LJLWDO
7UDQVPLW
07&/.
RECEIVE SECTION
• Recovers clock and data using a digital
PLL for high jitter tolerance.
• Accepts/provides dual- or single-rail
digital PCM inputs/outputs. Accepts
gapped data streams to support higher
rate demultiplexing.
• Provides Loss Of Signal (LOS)
detection, and indicates loss of frame
alignment (OOF), loss of signalling
multiframe, and loss of CRC
multiframe. Indicates reception of
remote alarm, remote multiframe
alarm, Alarm Indication Signal (AIS)
and timeslot 16 AIS.
'7,)
'-$7
'LJLWDO-LWWHU
/LQH&RGLQJ
5HFHLYHU
,17%
5'/,17>@
5'/&/.
5'/(20>@
567%
'>@
7KHVHVLJQDOVDUHVKDUHGEHWZHHQDOOHLJKWIUDPHUV
2SWLRQDOFRQQHFWLRQVDUHVKRZQZLWKGDVKHGOLQHV
1998 PMC-Sierra, Inc. October, 1998
PM6344 EQUAD
Quad E1 Framer
TYPICAL APPLICATIONS
FULLY CHANNELIZED HDLC APPLICATION
Processor
PM7366
PM4314
PM6344
4'6;
(48$'
Quad
T1/E1 LIU
Quad
E1 Framer
4
)5(('0
™
Frame Engine
and Datalink
Manager
PM4344
748$'
Packet
Memory
Quad
T1 Framer
PCI Bus
STRUCTURED/UNSTRUCTURED E1 AAL1 OCTAL PORT CARD
4
PM4314
PM6344
4'6;
(48$'
Quad
T1/E1 LIU
Quad
E1 Framer
PM73121
™
$$/JDWRU,,
4
PM4314
PM6344
4'6;
(48$'
Quad
T1/E1 LIU
Quad
E1 Framer
AAL1
SAR Processor
UTOPIA Bus
Head Office:
PMC-Sierra, Inc.
#105 - 8555 Baxter Place
Burnaby, B.C. V5A 4V7
Canada
Tel: 604.415.6000
Fax: 604.415.6200
To order documentation,
send email to:
[email protected]
or contact the head office,
Attn: Document Coordinator
All product documentation is available
on our web site at:
http://www.pmc-sierra.com
For corporate information,
send email to:
[email protected]
PMC-950510 (R6)
1998 PMC-Sierra, Inc.
October, 1998
AAL1gator II and FREEDM-8
are trademarks
of PMC-Sierra, Inc.