CXA3099N IF Amplifier for M-ary FSK Pagers For the availability of this product, please contact the sales office. Description The CXA3099N is a low current consumption FM IF amplifier which employs the newest bipolar process. It is suitable for M-ary FSK pagers. Features • Low current consumption: 590 µA (typ. at VCC = 1.4 V) • Low voltage operation: VCC = 1.1 to 4.0 V • Small package 16-pin SSOP • Needless of IF decoupling capacitor • Reference power supply for operational amplifier and comparator • IF input, VCC standard Applications M-ary FSK pagers 16 pin SSOP (Plastic) Absolute Maximum Ratings • Supply voltage • Operating temperature • Storage temperature • Allowable power dissipation VCC 7.0 V Topr –20 to +75 °C Tstg –65 to +150 °C PD 312 mW Operating Condition Supply voltage VCC1 1.1 to 4.0 V Structure Bipolar silicon monolithic IC Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. —1— E95Y24A8Z —2— 2 GND 1 IF LIM GND IF IN REG 15 16 78k 22k REG OUT R2 R1 VCC Block Diagram and Pin Configuration 3 BS CHARGE FSK REF 4 LVA QUAD 5 12 NRZ OUT NRZ COMP 13 14 VB REG LVA OUT REG CONT DET OUT 6 QUAD DET 11 CHARGE LPF IN 7 DEV COMP 10 DEV OUT LPF OUT 8 RSSI 9 RSSI CXA3099N CXA3099N Pin Description Pin No. Symbol Pin voltage Equivalent circuit 20k 20k 1.5k 1 IF IN 1.4 V Description VCC 1.5k IF limiter amplifier input. 1 GND 2 GND — Ground. 72 3 Controls the battery saving. Setting this pin low suspends the operation of IC. (Applied voltage range: –0.5 V to +7.0 V) 40k 3 B.S. — 140k GND VCC 4 FSK REF 4 0.2 V Connects the capacitor that determines the low cut-off frequency for the entire system. 72 GND VCC 22k 20k 5 QUAD 1.4 V Connects the phase shifter of FM detector circuit. 5 20p GND VCC 50p 6 DET OUT 0.2V FM detector output. 6 72 55k GND —3— CXA3099N Pin No. Symbol Pin voltage Equivalent circuit Description VCC 7 LPF IN 0.2 V Operational amplifier input. 7 72 GND VCC Level comparator and NRZ comparator inputs. Output for operational amplifier is connected. 72 8 LPF OUT 0.2 V 8 72 GND VCC 7k 9 RSSI 0V 7k 9 RSSI circuit output. 70k GND 72 10 10 12 13 DEV OUT NRZ OUT LVA OUT — — — 12 13 GND 20k 11 11 CHARGE 0V 100k GND —4— Level comparator, NRZ comparator and LVA comparator outputs. They are open collectors. (Applied voltage range: –0.5 V to +7.0 V) Controls the ON/OFF operation of the quick-charge circuit. Set this pin high to execute the quick charge. (Applied voltage range: –0.5 V to +7.0 V) CXA3099N Pin No. Symbol Pin voltage Equivalent circuit Description VCC 14 REG CONT — Output for internal constantvoltage source amplifier. Connect the base of PNP transistor. (Current capacity: 100 µA) 14 72 GND VCC 15 REG OUT 1.0 V 15 Constant-voltage source output. Controlled to maintain 1.0 V. 78k 1k 22k GND 16 VCC Power supply. —5— CXA3099N Electrical Characteristics (VCC = 1.4 V, Ta = 25 °C, Fs =455kHz, FMOD = 1.6 kHz, FDEV = 4.8 kHz, AMMOD = 30 %) Item Symbol Current consumption ICC Current consumption ICCS AM rejection ratio Op amp. input bias current Op amp. maximum output level AMRR IBIAS VO NRZ output saturation voltage VSATNRZ NRZ output leak current ILNRZ NRZ hysteresis width VTWNRZ VB output current VB output saturation voltage REG OUT voltage IOUT VSATVB VREG LVA operating voltage VLVA LVA output leak current LVA output saturation voltage Detector output voltage Logic input voltage high level Logic input voltage low level Limiting sensitivity Level comparator output saturation voltage Level comparator output leak current RSSI output offset Mixer input resistance Mixer output resistance IF limiter input resistance ILLVA VSATLVA VODET VTHBSV VTLBSV VIN (LIM) Conditions Measurement circuit 1 V2 = 1.0 V Measurement circuit 1, V2 = 0 V Measurement circuit 3 30k LPF Measurement circuit 2 Measurement circuit 4 Measurement circuit 6 Vin = 0.3 V Measurement circuit 5 Vin = 0.1 V Measurement circuit 5 Vin = 0.1 to 0.3 V Measurement circuit 7 Measurement circuit 7 Output current 0 µA Measurement circuit 8 V1 = 1.4 to 1.0 V Measurement circuit 8 V1 = 1.0 V Measurement circuit 9 Measurement circuit 3 — — Measurement circuit 3 VSATLC Measurement circuit 11 — — 0.4 V ILLC Measurement circuit 10 — — 5.0 µA VORSSI RINLIM ROUTMIX RINLIM Measurement circuit 12 — — — — 1.6 1.2 1.2 135 2.0 1.5 1.5 310 2.4 1.8 1.8 mV kΩ kΩ kΩ —6— Min. Typ. Max. Unit 410 590 800 µA — 6 20 µA 25 — 160 — — — — 100 — dB nA mVp-p — — 0.4 V — — 5.0 µA — 10 20 mV 100 — 0.89 — — 0.96 — 0.4 1.04 µA V V 1.00 1.05 1.10 V — — 38 0.9 — — — — 50 — — 17 5.0 0.4 68 — 0.35 24 µA V mVrms V V dBµ —7— 15 2 1 1.4V 16 VCC 2 1 V1 15 VCC 1.4V 16 A V1 13 12 11 3 13 5 12 6 11 3 V2 1.0V 4 5 V3 Vin 7 7 10 10 0.2V 6 Measurement circuit 4 14 V2 4 Measurement circuit 1 14 8 9 8 9 Electrical Characteristics Measurement Circuit VCC 1 16 1 16 VCC 2 15 1.4V V1 2 15 1.4V V1 13 12 11 100k 13 V2 1.0V 4 12 A 5 11 V 6 3 4 1.0V V2 5 6 Measurement circuit 5 14 3 Measurement circuit 2 14 Vin 7 10 A 7 10 8 9 0.2V V3 8 9 1 16 VCC 1 2 15 1.4V V1 Vin 50 0.01µ 16 V2 13 12 3 11 3 VCC V1 13 12 50µA 10µ 4 4 1.0V V2 5 6 11 V 6 7 7 10 10 V3 Vin 4.7k 1.4V V 5 Measurement circuit 3 14 Measurement circuit 6 14 1.0V 2 15 0.2V 8 9 8 9 CXA3099N VCC 2 1 —8— 15 2 16 1 V1 1.4V 15 0.5V V3 13 V 12 11 13 V2 1.0V 4 12 5 11 100k 6 3 V2 1.0V 4 5 6 Measurement circuit 10 14 3 Measurement circuit 7 14 V1 1.4V 100µA 16 VCC 7 10 A 7 10 Vin 0.2V 8 9 V 8 9 VCC 1 16 1 16 VCC 2 15 2 15 V1 1.4V V1 13 A 12 V 13 4 12 5 11 V 6 3 V2 1.0V 4 5 6 Measurement circuit 11 14 3 V3 7 10 7 10 0.2V 11 Measurement circuit 8 14 100k Vin 0.1V 8 9 50µA 8 9 VCC VCC 1 16 1 16 2 15 V1 1.4V 2 15 V1 1.4V 13 12 11 13 V2 1.0V 4 12 5 11 6 3 V2 1.0V 4 5 6 Measurement circuit 12 14 3 Measurement circuit 9 14 50µA V 7 10 7 10 8 9 V 8 9 CXA3099N P1 VCC P9 0.01µ GND 1 GND 2 IF LIM GND GND 3 14 C6 0.01µ VB REG GND GND 4 LVA 13 P9 NRZ CHARGE NRZ COMP 5 12 P8 CHARGE S2 6 560P GND C8 R7 39k QUAD DET 11 GND 7 DEV COMP 10 GND C10 2200P P7 DEV 100k P10 LVR S1 8 RSSI 9 GND Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same. 50 0.01µ P11 REC 78k 22k C2 RF REG 15 C5 R2 R1 16 10µ GND R4 C7 10µ C4 GND R3 100k 10µ PNP 100P 220 R5 GND GND R11 GND 47k R12 S3 GND Use this circuit to change cut-off frequency of the filter. C11 GND P2 BS R6 4.7k DISC R10 R9 R8 1200P P6 RSSI C12 GND P12 AUDIO P3 100k 39k 39k C9 1200P 100k P5 GND —9— FCON P4 Application Circuit CXA3099N CXA3099N Application Note 1) Power Supply The CXA3099N, with built-in regulator, is designed to permit stable operation at wide range of supply voltage from 1.1 to 4.0 V. Decouple the wiring to VCC (Pin 16) as close to the pin as possible. 2) IF Limiter Amplifier The gain of this IF limiter amplifier is approximately 100 dB. Take notice of the following points in making connection to the IF limiter amplifier input pin (Pin 1). a) Wiring to the IF limiter amplifier input (Pin 1) should be as short as possible. b) As the IF limiter amplifier output appears at QUAD (Pin 5), wiring to the ceramic discriminator connected to QUAD should be as short as possible to reduce the interference with the mixer output and IF limiter amplifier input. 1 2 3 4 5 6 VCC As short as possible Fig. 2 3) Quick Charge In order to hasten the rising time from when power is turned on, the CXA3099N features a quick charge circuit. Therefore, the quick charge circuit eliminates the need to insert a capacitor between the detector output and the LPF as is the case with conventional ICs, but capacitor should be connected to Pin 4 to determine the average signal level during steady-state reception. The capacitance value connected to Pin 4 should be chosen such that the voltage does not vary much due to discharge during battery saving. Connect a signal for controlling the quick charge circuit to Pin 11. Setting this pin high enables the quick charge mode, and setting this pin low enables the steady-state reception mode. Quick charge is used when the power supply is turned on. The battery saving must be set high at the time. Connect Pin 14 to GND when quick charge is not being used. Timing Power supply (Pin 16) Quick charge (Pin 11) H Battery save (Pin 3) H L L Active Battery saving Fig. 3 —10— CXA3099N 4) Detector The detector is of quadrature type. To perform phase shift, connect a ceramic discriminator to Pin 5. The phase shifting capacitor for the quadrature detector is incorporated. The FM (FSK) signal with the demodulated detector will be output to DET OUT (Pin 6) through the internal primary LPF. DET OUT output impedance is 200 Ω or less. The DET OUT output is the anti-phase output to NRZ OUT. The CDBM455C28 (MURATA MFG. CO., LTD.) ceramic discriminator is recommended for the CXA3099N. 4 5 6 DET OUTPUT 4.7k Ceramic discriminator CDBM455C28 VCC Fig. 4 5) Filter Buffer, Level Comparator and NRZ Comparator An operational amplifier for LPF is built in this IC. It is connected internally to the NRZ comparator, level comparator and quick charge circuit. 12 11 10 9 8 7 L.C. 0.2V 4 Fig. 5 Using the operational amplifier of Pins 7 and 8 to construct an LPF, remove noise from the demodulated signal and input the signal to the above three circuits. The level comparator and the NRZ comparator shape waveform of this input signal and output it as a square wave. The comparator output stage is for open collector. Thus, if the CPU is of CMOS type and the supply voltage is different, a direct interface as illustrated in the figure below can be implemented. VCC 1.4V VCC 16 CMOS power supply (10) CMOS IC 12 Comparator output Fig. 6 6) REG CONT Controls the base bias of the external transistors. —11— CXA3099N 7) LVA OUT This pin goes high (open) when the supply voltage becomes low. Since the output is an open collector, it can be used to directly drive CMOS device. The setting voltage of the LVA is 1.05 V (typ.), and it possesses a hysteresis with respect to the supply voltage. The hysteresis width is 50 mV (typ.). 8) B.S. Operation of the CXA3099N can be halted by setting this pin low. This pin can be connected directly to CMOS device. The current consumption for battery saving is 20 µA or less (at 1.4 V). B.S. 3 Fig. 7 9) M-ary (M = 2- or 4-level) FSK Demodulation System Polarity discrimination output and MSB comparator output are used to demodulate the 4-level waveform shown below. [4-level FSK demodulating waveform] +4.8kHz +1.6kHz –1.6kHz 01 00 10 11 01 10 00 –4.8kHz [NRZ OUT] Polarity discrimination output (When the input frequency is higher than the local frequency) POS 0 0 1 1 0 1 0 1 0 0 1 1 0 0 NEG [L.C. OUT] MSB comparator output 1.6kHz 4.8kHz —12— The polarity can be inverted by setting the local frequency higher than the input frequency. CXA3099N The 4-level FSK demodulating data is divided into an NRZ OUT and L.C. OUT shown above. Here, the NRZ OUT corresponds to a conventional NRZ comparator output. The L.C. OUT is made comparing the demodulated waveform amplitude to the IC internal reference voltage levels. When the threshold value of L.C. OUT is not appropriate to the detector output, the resistance value on Pin 5 should be adjusted for the detector output level adjustment. For the 2-level FSK demodulation, it corresponds to a conventional NRZ comparator output. 10) Principle of Quick Charge Operation BUF in Fig. 8 is the detector buffer amplifier, and AMP is an operational amplifier to construct an LPF. COMP is the level comparator or the NRZ comparator. The CXA3099N has a feedback loop from the comparator input to the input circuit of the detector output buffer. This equalizes the average value of the comparator input voltage to the reference voltage, with the quick charge circuit of CHG being set in the feedback loop. Switching the current of the quick charge circuit enables reduction of the rise time. In this block, CHG is a comparator which compares input voltages and outputs a current based on this comparison. The current on CHG is switched between high and low at Pin 11. When the power is turned on, switch the current to high to increase the charge current at C in Fig. 8 and shorten the time constant. During steady-state reception mode, switch the current to low, lengthening the charge time constant and allowing for stable data retrieval. BU F AM P COMP CHG C Reference voltage Fig. 8 11) S Curve Characteristics Even if the IF IN input signal frequency is deviated, the feedback is applied to the DET OUT operating point so as to match it to the comparator reference voltage by the quick charge operation shown in Fig. 8. Therefore, this feedback must be halted in order to evaluate the S curve characteristics. To execute the evaluation, measure the average voltage on Pin 8 first and input this voltage to Pin 4 from the external power supply. —13— CXA3099N Example of Representative Characteristics S+N+D 10 800 0dB = 50mVrms IF 455kHz -10dBm Dev: 4.8kHz AUDIO: 1.6kHz No matching circuit VCC=1.4V Data filter 2.3kHz 25°C 20 30 600 400 40 200 S/N ratio 50 RSSI output voltage [mV] Audio response [dB] 1000 1000 RSSI Current consumption [µA] 0 0 900 800 700 600 500 400 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 1.0 Comparator output voltage [V] Comparator output voltage [V] –100 –90 –80 –70 –60 –50 –40 –30 –20 –10 RF input level [dBm] Audio response and RSSI output voltage characteristics 150 200 3.0 4.0 Supply voltage [V] Supply voltage vs. Current consumption 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 250 300 Comparator input voltage [mV] 2.0 160 180 200 220 240 260 280 Comparator input voltage [mV] NRZ comparator characteristics Deviation comparator characteristics O : H →L X : L →H 50 50 40 Threshold level-214 [mV] Detector output level [mVrms] 60 30 20 10 0 –25 0 25 0 –20 0 25 50 75 Temperature [°C] –50 50 75 Temperature [°C] Detector output level temperature characteristics Level comparator temperature vs.Threshold level —14— CXA3099N Package Outline Unit : mm 16PIN SSOP (PLASTIC) + 0.2 1.25 – 0.1 ∗5.0 ± 0.1 0.1 9 16 6.4 ± 0.2 ∗4.4 ± 0.1 A 8 1 0.65 b 0.13 M (0.15) (0.22) b=0.22 ± 0.03 + 0.03 0.15 – 0.01 + 0.1 b=0.22 – 0.05 + 0.05 0.15 – 0.02 B 0.5 ± 0.2 0.1 ± 0.1 DETAIL B : SOLDER DETAIL B : PALLADIUM NOTE: Dimension “∗” does not include mold protrusion. 0° to 10° PACKAGE STRUCTURE DETAIL A PACKAGE MATERIAL EPOXY RESIN SONY CODE SSOP-16P-L01 LEAD TREATMENT SOLDER / PALLADIUM PLATING EIAJ CODE SSOP016-P-0044 LEAD MATERIAL 42/COPPER ALLOY PACKAGE MASS 0.1g JEDEC CODE NOTE : PALLADIUM PLATING This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame). —15—