TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEXt PAGER CHIPSET SLAS145A – JUNE1996 – REVISED DECEMBER 1997 D D D D D Supports FLEXt Protocol Messaging Systems With The TLV559X FLEX Decoder 3-Pole Butterworth Low-Pass Selectable Dual-Bandwidth Audio Filter – BW 1 = 1 kHz ±5% (– 3 dB) – BW 2 = 2 kHz ±5% (– 3 dB) Both Peak and Valley Detectors Available 2-Bit Analog-to-Digital Converter Operating Temperature Range –20°C to 65°C D D Four Modes of Operation: – Fast Track – Slow Track – Hold – Standby 1.8-V to 2.5-V Single Power Supply Operation applications D D FLEX Protocol Numeric and Alphanumeric Messaging Systems One-Way or Two-Way description The Texas Instruments (TI) TLV5592 analog-todigital converter (ADC) is a system level solution to interface a 4-level baseband audio signal to a digital decoder. The TLV5592 is a direct interface to the TLV559X FLEX decoder. Designed primarily for messaging applications, the TLV5592 incorporates signal conditioning, both peak and valley detection along with analog-to-digital conversion. A selectable third-order Butterworth filter with cutoff frequencies of 1 kHz and 2 kHz is included. The peak and valley detectors are implemented with a unique design that does not require external capacitors. Two 8-bit digital-to-analog converters (DACs) are used in a feedback loop to automatically adjust to the peak and valley levels. The DAC outputs are used to set Vref+ and Vref– for the 2-bit ADC. Modes of operation include fast track, slow track, hold, and standby. The standby mode maximizes battery life. The TLV5592 operates on a single power supply from 1.8 V to 2.5 V. D PACKAGE (TOP VIEW) DVDD AVDD SIG DC OFFSET MID GND BW 1 14 2 13 3 12 4 11 5 10 6 9 7 8 CLK TEST TRACKINH EXTS0 EXTS1 CON2 CON1 AVAILABLE OPTIONS PACKAGE TA SMALL OUTLINE (D) – 25°C to 65°C TLV5592ED Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FLEX is a trademark of Motorola Inc. TI is a trademark of Texas Instruments Incorporated. Copyright 1997, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 functional block diagram MID AVDD 5 2 Peak Detector Decay Counter + _ Up/ Down 4 DC OFFSET Σ – CTR 8-Bit DAC fs = 1 kHz Gain = 6 dB nominal REF + 11 3rd-Order Butterworth 2-Bit ADC 3 SIG FILOUT Σ – fs = 2 kHz Gain = 6 dB nominal 3rd-Order Butterworth CON1 CON2 BW TRACKINH CLK 2 7 Mode Control and Enable 12 14 POST OFFICE BOX 655303 REF – Decay Counter Up/ Down 8 9 Valley Detector • DALLAS, TEXAS 75265 CTR 10 8-Bit DAC EXTS0 EXTS1 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 Terminal Functions I/O TERMINAL NAME DESCRIPTION NO. AVDD BW 2 I Analog supply voltage 7 I Digital bandwidth select. A high level on BW selects the 2-kHz filter cutoff and a low level selects the 1-kHz filter cutoff. CON1 8 I Digital control 1 input. In conjunction with CON2, CON1 selects fast track, slow track, hold, or standby mode. CON2 9 I Digital control 2 input. In conjunction with CON1, CON2 selects fast track, slow track, hold, or standby mode. CLK 14 I Digital clock input. CLK input is a 50% duty cycle transistor-transistor logic (TTL)-level clock input with nominal frequency of 38.4 kHz. The CLK input is edge sensitive in all non-test modes. For all test modes, the CLK input is level sensitive. DC OFFSET 4 I Analog dc offset correction input. The dc component of the audio signal should be applied to DC OFFSET. DVDD 1 I Digital supply voltage EXTS0 11 O Digital output 0 of the ADC. Data bit 0 is the least significant bit (LSB). EXTS1 10 O Digital output 1 of the ADC. Data bit 1 is the most significant bit (MSB). GND 6 MID 5 O Analog midpoint output. MID is a buffered output of AVDD/2. SIG 3 I Analog audio signal input. An appropriate resistance capacitance (RC) low-pass filter (antialiasing filter) should be connected to SIG. TEST 13 I Digital test input enable. TEST should be connected to ground in normal operation. TRACKINH 12 I Digital track inhibit logic input. A high level on TRACKINH disables the peak and valley detector counters; a low level enables the peak and valley detector counters. The counters continue to decay at the decay rate while TRACKINH is a low level. Return terminal for the IC current POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, AVDD, DVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 6.5 V Input voltage range, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to AVDD + 0.3 V Output voltage range, EXTS0, EXTS1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to DVDD + 0.3 V Offset input voltage, VIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to AVDD + 0.3 V Peak input current (any input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 20 mA Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 20°C to 65°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions MIN Supply voltage, AVDD, DVDD NOM 1.8 MAX UNIT 2.5 Power supply ripple V 0.001 Input clock frequency, f(CLK) Vpp 38.4 Input clock duty cycle 45 Voltage offset applied at DC OFFSET, VI(DC OFFSET) (see Note 2) Analog input voltage, VI(pp) (See Note 1 ) VDD = 2.0 V High-level control input voltage, VIH VDD = 1.8 V to 2.4 V Low-level control input voltage, VIL VDD = 1.8 V to 2.4 V Operating free-air temperature, TA kHz 55 % 0.25 VDD–0.25 V VIO–0.355 VIO+0.355 Vpp 0.2 DVDD V 0.8 DVDD –25 ǒ Ǔ 50 V 65 °C NOTES: 1. The TLV5592 functions and operates down to 1.8 V. Full electrical specifications are ensured from 1.8 to 2.5 V, unless otherwise noted. 2. ń V I(MAX MIN) + VIO " V DD 2 * 0.25 ń(FILTER MAX GAIN) This equation is valid for input sinusoids of less than 800 Hz. 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 electrical characteristics over recommended operating free-air temperature range, AVDD = DVDD = 1.8 V to 2.5 V, f(CLK) = 38.4 kHz (unless otherwise noted) power PARAMETER IDD IDD(standby) TEST CONDITIONS MIN Operating supply current Fast track, slow track, or hold mode Standby supply current VI(DC OFFSET) = 0.8 V, VI(SIG) = 0.8 V For all digital inputs, 0 < VI < 0.5 V or VI > DVDD – 0.5 V. MAX UNIT 250 µA 1 µA digital PARAMETER VOH VOL High-level output voltage IIH IIL High-level input current Ci Input capacitance, digital input TEST CONDITIONS IOH = –100 µA IOL = 100 µA Low-level output voltage MIN TYP UNIT V VI = DVDD VI = 0 Low-level input current MAX DVDD –0.5 0.5 V 1 2.5 µA –1 –2.5 µA 10 pF analog PARAMETER TEST CONDITIONS Voltage accuracy at MID Zi Zi(offset) Input impedance at SIG (see Note 3) II(SIG) Ci Average input current into SIG VDD = 2 V, f(IN) = 1.0 kHz CL(MID) = 220 nF MIN TYP MAX UNIT 1.42 1.0 1.05 V Input impedance at DC OFFSET (see Note 3) 1 1 MΩ 3 MΩ GND < VI < AVDD 100 Input capacitance, all inputs 10 nA pF NOTE 3: The input is capacitive and, therefore, is dynamic. Impedance specifications are based on f(CLK) = 38.4 kHz. operating characteristics over recommended operating free-air temperature range, AVDD = DVDD = 3 V, f(CLK) = 38.4 kHz (unless otherwise noted) peak-and-valley DACs PARAMETER TEST CONDITIONS MAX UNIT Full-scale error 1 LSB Zero-code error 3 LSB Step size, LSB EFS EZS TYP VDD/255 Voltage output drift ED MIN Hold mode V 0 mV/ms Differential nonlinearity (DNL) error 1 LSB low-pass filter PARAMETER G Pass-band filter gain Filter attenuation ts Stabilization time 1-kHz filter 2-kHz filter TEST CONDITIONS MIN TYP MAX UNIT VI = ± 125 mV fI(SIG) = 1 kHz 5.75 6 6.25 dB 2 3 4 VI = ± 500 mV fI(SIG) = 2 kHz Off mode to hold mode (see Table 1) 2 3 4 VI(DC OFFSET) = 0.8 V, VI = ± 500 mV POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 dB ms 5 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 PARAMETER MEASUREMENT INFORMATION CLK (See Note A) TRACKINH (external) TRACKINH (internal) Peak/Valley Counter Value Value A Value B EXTS0, EXTS1 Outputs Based on Value A Based on Value B NOTE A: Internally the device recognizes input conditions on the falling edge of the clock only. Figure 1. Timing Diagram CLK See Note A CON1 CON2 TRACKINH (See Note B) Time A (See Note C) Time B (See Note D) Time C NOTES: A. Internally the device recognizes input conditions on the falling edge of the clock only. B. On the next falling edge of the clock with the input conditions shown, the TLV5592 tracks signal in fast track mode (peak DAC counter counts down by 8 and up by 4) in time A. C. On the next falling edge of the clock with the input conditions shown, the TLV5592 tracks signal in slow track mode (peak DAC counter counts up by 2 and down by 1 every 40 clock cycles) in time B. D. On the next falling edge of the clock with the input conditions shown, the TLV5592 holds previous peak and valley levels in time C. For the 2-bit output, when TRACKINH = 1, EXTS0 and EXTS1 outputs respond in real time to the condition of SIG and DC OFFSET as long as the CLK signal is present. Figure 2. Track and Lock Timing 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 TYPICAL CHARACTERISTICS NOMINAL FILTER GAIN vs FREQUENCY NOMINAL FILTER GAIN vs FREQUENCY 15 15 12 12 9 9 3 0 6 1-kHz Filter Response G – Nominal Gain – dB G – Nominal Gain – dB 6 –3 –6 –9 –12 –15 –18 3 0 2-kHz Filter Response –3 –6 –9 –12 –15 –18 –21 –21 –24 –24 –27 –30 31.25 62.5 –27 –30 62.5 125 125 250 500 1k 2k 4k 8k f – Frequency – Hz 250 500 1k 2k 4k 8k 16 k f – Frequency – Hz Figure 3 Figure 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 PRINCIPLES OF OPERATION analog input operation As shown in the functional block diagram, the signal input is dc-coupled using a single input terminal, SIG. A voltage equivalent to the nominal dc voltage of the signal input at SIG should be supplied on an additional terminal, DC OFFSET. This allows the device to increase the signal to acceptable levels for threshold detection without saturating against the supplies. The signal processed by the device is effectively the voltage difference between the SIG and DC OFFSET terminals. There is no antialiasing filter incorporated in the device. TI recommends that an external RC filter be added and set at the appropriate cutoff (see Figure 5). ǒ Ǔ The maximum peak analog signal voltage that can be applied to the SIG input terminal is given by: ń V I(MAX MIN) + VIO " where: V ń I(MIN MAX) V DD 2 * 0.25 ń(FILTER MAX GAIN) + Analog input voltage (SIG) + Input offset voltage (dc offset) V ń2 + the nominal output voltage at the MID terminal DD V IO The main signal path consists of a third-order switched-capacitor Butterworth filter, with a bandwidth that is switchable between 1 kHz and 2 kHz to remove the noise from the input signal. The peak and valley amplitudes of the filter output signal are detected and subsequently used to convert the 4-level audio into 2-level digital signals using three switched capacitor comparators. digital operation The peak and valley detection is performed by a mixed mode solution using an 8-bit DAC and an up/down counter that has nonsymmetrical up and down count rates. Various modes are included to force the peak and valley circuits to slow track, fast track, or hold. An off mode is included that forces the device into a low-power condition. The decay rate of the peak and valley circuits is controlled by independent counters. The device is clocked with a 38.4-kHz square wave supplied externally. The attack and decay times of the peak and valley circuits and the filter cutoff frequencies are directly related to this clock frequency. The decay timer is gated by the track inhibit input, TRACKINH, which is reset to 1 after an attack occurs and reset to 40 after a decay enable. The TRACKINH also prevents attack enable inputs from affecting the peak and valley counters. 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 PRINCIPLES OF OPERATION digital control Five digital inputs and the CLK input control the TLV5592. The five signals are BW, CON1, CON2, TRACKINH and TEST. All digital control inputs are latched internally on the falling edge of the CLK input. The BW input selects the cutoff frequency of the input signal third-order Butterworth switched-capacitor filter. The CON1 and CON2 inputs determine when the TLV5592 is in tracking fast, tracking slow, hold, or low-power standby mode. In test mode the CLK input is level sensitive, and in all other modes the CLK input is edge sensitive. Table 1 lists the functions for the five control inputs. Table 1. Control Inputs Function Table SWITCHED-CAPACITOR FILTER (– 3 dB POINT) BW Low 1-kHz filter cutoff High 2-kHz filter cutoff CON1 CON2 Low Low Low-power standby (off) mode MODE Low High Fast track mode High Low Hold mode High High Slow track mode TRACKINH RESULT Low Tracking enabled High Tracking disabled track inhibit The TRACKINH input enables the counters to the peak and valley detector DACs. When enabled, the counters adjust to create a DAC output that is the same as the filtered input signal peak and valley. The counters decay at the fast or slow decay rates while the TRACKINH input is held low. The TRACKINH line should be connected to SYMCLK terminal on the TLV559X decoder. analog-to-digital conversion The TLV5592 employs a 2-bit ADC to convert a 4-level analog signal to digital data. The digital output is presented on EXTS0 and EXTS1 with EXTS0 being the LSB. The peak and valley DACs provide the maximum and minimum voltages (Vref+ and Vref–) to the ADC. The input to the 2-bit ADC is the output of the Butterworth low-pass filter, FILOUT, as shown in the block diagram. The ADC transfer function is shown in Table 2. Table 2. Filter Output Voltage Selection (see Note 4) EXTS1 EXTS0 FILTER OUTPUT VOLTAGE (FILOUT) Low Low FILOUT < ((peak – valley) x 50/256) + valley High Low ((peak – valley) x 50/256) + valley < FILOUT < ((peak – valley) x 134/256) + valley High High ((peak – valley) x 134/256) + valley < FILOUT < (( peak – valley) x 217/256) + valley Low High FILOUT > ((peak – valley) x 217/256) + valley NOTE 4: The constants 50/256, 134/256, and 217/256 have a ± 5% tolerance. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 PRINCIPLES OF OPERATION The thresholds for the ADC comparators are set by capacitor ratios in switched-capacitor comparators. For a 2-bit ADC, three comparators are used with thresholds set as shown in Table 3. Table 3. Comparators and Associated Threshold Values (see Notes 4 and 5) COMPARATOR VALUE UNIT Lower threshold ((peak – valley) x 50/256) + valley V Middle threshold ((peak – valley) x 134/256) + valley V Upper threshold ((peak – valley) x 217/256) + valley V NOTES: 4. The constants 50/256, 134/256, and 217/256 have a ± 5% tolerance. 5. The comparator thresholds are measured with the input voltage level of the SIG terminal at 125 mV ac centered on 800 mV dc, and the input voltage at the DC OFFSET terminal is 800 mV dc. peak and valley timing The peak and valley attack and delay times are controlled by two 8-bit up-down counters clocked by the CLK input. The rate that the counters are clocked depends on whether the counters are in attack or decay mode. The peak counter is in attack mode when the input signal amplitude is greater than the output voltage from the peak DAC, and it is in decay mode when the input signal amplitude is less that the peak DAC output voltage. The valley counter is in attack mode when the input signal amplitude is less than the output voltage from the valley DAC, and it is in decay mode when the input signal amplitude is greater than the valley DAC output voltage. When TRACKINH is held high, the attack and decay enable inputs to the peak and valley counters are disabled. When TRACKINH is held low, the attack and decay enable inputs to the peak and valley counters are enabled. The effect of the TRACKINH signal is exactly the same as when the device is configured in hold mode. slow track mode attack and decay times The attack rate is calculated equal to [VDD × f(CLK) × 2] / 256 / (TRACKINH duty cycle). So the peak and valley counter is incremented or decremented by 2 on every clock cycle when the input signal amplitude is greater than or less than the peak and valley DAC output voltage. The decay rate is calculated equal to [VDD × f(CLK)] / (256 × 40) / (TRACKINH duty cycle). So the peak and valley counter is decremented or incremented once every 40 clock cycles when the input signal amplitude is less than or greater than the peak and valley DAC output voltage. When the counters receive an attack enable at the same time as a decay enable, the attack enable takes precedence. The decay counter is reset to 1 after an attack and reset to 40 following a decay. The attack and decay times for a VDD supply variation of 1.8 V to 2.5 V and a fixed clock input of 38.4 kHz are given in Table 4. Table 4. Slow Track Mode Attack and Decay Times 10 DESCRIPTION CONDITIONS MIN MAX UNIT Attack rate (ATTR) TRACKINH = Low 810 990 mV/ms Decay rate (DECR) TRACKINH = Low 10.125 12.375 mV/ms POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 PRINCIPLES OF OPERATION fast track mode attack and decay times The attack rate is calculated equal to [VDD × f(CLK) × 4] / 256 / (TRACKINH duty cycle). So the peak and valley counter is incremented or decremented by a count of 4 on every clock cycle when the input signal amplitude is greater than or less than the peak and valley DAC output voltage. The decay rate is calculated equal to [VDD × f(CLK) × 8] / 256 / (TRACKINH duty cycle). So the peak and valley counter is decrement or increment by 8 on every clock cycle when the input signal amplitude is less than or greater than the peak and valley DAC output voltage. When the device is in fast track mode, the decay counter is reset to 1. The attack and decay times for a VDD supply variation of 1.8 V to 2.5 V and a fixed clock input of 38.4 kHz are given in Table 5. Table 5. Fast Track Mode Attack and Decay Times DESCRIPTION CONDITIONS MIN MAX UNIT Attack rate (ATTR) TRACKINH = Low 1620 1980 mV/ms Decay rate (DECR) TRACKINH = Low 3240 3960 mV/ms hold mode In hold mode the peak and valley counters are disabled from counting when either attack or decay enable signals are present. There is no change to the peak and valley DAC output voltages in this mode. When the device is in hold mode, the decay counter is reset to 1. off mode In off mode, the peak and valley counters are disabled from counting, and the device is set to low-power standby mode. Both peak and valley voltages float to the VDD voltage as the resistor string element within the DAC structure is isolated from the ground (GND) supply to conserve power. When the off state is released, the peak and valley voltages return to the previously set values. When the device is in off mode, the decay counter is reset to 1. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 APPLICATION INFORMATION The TLV5592 converter is optimized for messaging applications. The TLV5592 optimizes the filtering and conversion resolution to meet the specific requirements of FLEX messaging devices. The combination of the TLV5592 converter and TLV559X decoder reduces overall system cost by allowing a low-cost microcontroller to be used in the messaging system. Figure 5 shows the basic connections between system elements. PORT SDI Microcontroller SDO SCK IRQ SS 18 KΩ TLV5592 SIG Receiver 0.0018 µF 220 nF EXTS0 EXTS0 EXTS1 EXTS1 TRACKINH MISO RESET SYMCLK MID† CON2 S5 DC OFFSET‡ TEST GND CON1 BW S6 S4 CLK SCK 0.1 µF MOSI SS AVDD DVDD READY 2.0 V TLV559X FLEX Decoder CLKOUT S0 † The voltage on the MID terminal is nominally AVDD/2. ‡ The voltage applied to the DC OFFSET terminal is equal to the dc offset voltage of the input signal applied to the SIG terminal. Figure 5. TLV5592 Application Schematic At least one bit of warm-up time in fast track mode followed by five bits of warm-up time in slow track mode is necessary before valid data can be present. Hold mode is used during a data transfer, and fast track mode is used for warm-up. Slow track mode is used for tracking during the synchronization portion of the data. 12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 MECHANICAL DATA D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 14 PIN SHOWN PINS ** 0.050 (1,27) 8 14 16 A MAX 0.197 (5,00) 0.344 (8,75) 0.394 (10,00) A MIN 0.189 (4,80) 0.337 (8,55) 0.386 (9,80) DIM 0.020 (0,51) 0.014 (0,35) 14 0.010 (0,25) M 8 0.244 (6,20) 0.228 (5,80) 0.008 (0,20) NOM 0.157 (4,00) 0.150 (3,81) 1 Gage Plane 7 A 0.010 (0,25) 0°– 8° 0.044 (1,12) 0.016 (0,40) Seating Plane 0.069 (1,75) MAX 0.010 (0,25) 0.004 (0,10) 0.004 (0,10) 4040047 / D 10/96 NOTES: A. B. C. D. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15). Falls within JEDEC MS-012 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13 TLV5592 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET t SLAS145A – JUNE1996 – REVISED DECEMBER 1997 MECHANICAL DATA PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 14 PIN SHOWN 0,30 0,19 0,65 14 0,10 M 8 0,15 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 1 7 0°– 8° 0,75 0,50 A Seating Plane 1,20 MAX 0,10 0,05 MIN PINS ** 8 14 16 20 24 28 A MAX 3,10 5,10 5,10 6,60 7,90 9,80 A MIN 2,90 4,90 4,90 6,40 7,70 9,60 DIM 4040064 / E 08/96 NOTES: A. B. C. D. 14 All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0,15. Falls within JEDEC MO-153 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated