SN54AS823A, SN74AS823A, SN74AS824A 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS231A – JUNE 1984 – REVISED AUGUST 1995 • • • • • • Functionally Equivalent to AMD’s AM29823 and AM29824 Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity Outputs Have Undershoot-Protection Circuitry Power-Up High-Impedance State Buffered Control Inputs to Reduce dc Loading Effects Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs SN54AS823A . . . JT PACKAGE SN74AS823A . . . DW OR NT PACKAGE (TOP VIEW) OE 1D 2D 3D 4D 5D 6D 7D 8D 9D CLR GND 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 VCC 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q 9Q CLKEN CLK description With the clock-enable (CLKEN) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking CLKEN high disables the clock buffer, latching the outputs. The SN54AS823A and SN74AS823A have noninverting data (D) inputs and the SN74AS824A has inverting (D) inputs. Taking the clear (CLR) input low causes the nine Q outputs to go low independently of the clock. A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or the highimpedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. The SN54AS823A is characterized for operation over the full military temperature range of – 55°C to 125°C. The SN74AS823A and SN74AS824A are characterized for operation from 0°C to 70°C. 2D 1D OE NC VCC 1Q 2Q SN54AS823A . . . FK PACKAGE (TOP VIEW) 4 3D 4D 5D NC 6D 7D 8D 5 3 2 1 28 27 26 25 6 24 7 23 8 22 9 21 10 20 19 11 12 13 14 15 16 17 18 3Q 4Q 5Q NC 6Q 7Q 8Q 9D CLR GND NC CLK CLKEN 9Q These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing, and working registers. SN74AS824A . . . DW OR NT PACKAGE (TOP VIEW) OE 1D 2D 3D 4D 5D 6D 7D 8D 9D CLR GND 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 VCC 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q 9Q CLKEN CLK NC – No internal connection Copyright 1995, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 SN54AS823A, SN74AS823A, SN74AS824A 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS231A – JUNE 1984 – REVISED AUGUST 1995 Function Tables SN54AS823A, SN74AS823A (each flip-flop) INPUTS OE OUTPUT Q CLR CLKEN CLK D L L X X X L L H L ↑ H H L H L ↑ L L L H H X X Q0 H X X X X Z D OUTPUT Q SN74AS824A (each flip-flop) INPUTS OE CLR CLKEN CLK L L X X X L L H L ↑ H L L H L ↑ L H L H H X X Q0 H X X X X Z logic symbols† SN74AS824A SN54AS823A, SN74AS823A OE CLR CLKEN CLK 1D 2D 3D 4D 5D 6D 7D 8D 9D 1 11 14 13 2 EN OE R CLR G1 CLKEN CLK 1C2 2D 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 1Q 1D 2Q 2D 3Q 3D 4Q 4D 5Q 5D 6Q 6D 7Q 7D 8Q 9Q 8D 9D 1 11 14 13 2 POST OFFICE BOX 655303 R G1 1C2 2D 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 † These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages. 2 EN • DALLAS, TEXAS 75265 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q 9Q SN54AS823A, SN74AS823A, SN74AS824A 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS231A – JUNE 1984 – REVISED AUGUST 1995 logic diagrams (positive logic) SN54AS823A, SN74AS823A OE CLR CLKEN CLK 1 11 14 R 13 C1 1D 2 23 1Q 1D To Eight Other Channels SN74AS824A OE CLR CLKEN CLK 1 11 14 R 13 C1 1D 2 23 1Q 1D To Eight Other Channels Pin numbers shown are for the DW, JT, and NT packages. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 SN54AS823A, SN74AS823A, SN74AS824A 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS231A – JUNE 1984 – REVISED AUGUST 1995 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Operating free-air temperature range, TA: SN54AS823A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C SN74AS823A, SN74AS824A . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions SN74AS823A SN74AS824A SN54AS823A VCC VIH Supply voltage VIL IOH Low-level input voltage IOL tw* High-level input voltage MAX MIN NOM MAX 4.5 5 5.5 4.5 5 5.5 2 V 0.8 V High-level output current – 24 – 24 mA Low-level output current 32 48 mA Pulse duration CLR low 7.5 6.5 CLK high or low 9.5 8 8 8 Setup time before CLK↑ ↑ Data Hold time after CLK↑ CLKEN low Operating free-air temperature 7 6 8.5 7.5 0 0 – 55 125 0 * On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested. 4 V 0.8 CLKEN high or low th* TA NOM 2 CLR high tsu* UNIT MIN POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 ns ns ns 70 °C SN54AS823A, SN74AS823A, SN74AS824A 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS231A – JUNE 1984 – REVISED AUGUST 1995 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER MIN VIK VCC = 4.5 V, VCC = 4.5 V to 5.5 V, II = – 18 mA IOH = – 2 mA VCC = 4 4.5 5V IOH = – 15 mA IOH = – 24 mA VOL VCC = 4 4.5 5V IOL = 32 mA IOL = 48 mA IOZH IOZL VCC = 5.5 V, VCC = 5.5 V, VO = 2.7 V VI = 0.4 V II IIH VCC = 5.5 V, VCC = 5.5 V, VI = 7 V VI = 2.7 V IIL IO‡ VCC = 5.5 V, VCC = 5.5 V, VI = 0.4 V VO = 2.25 V VOH SN54AS823A SN54AS823A, SN74AS823A VCC = 5.5 V ICC SN74AS824A VCC = 5.5 V SN74AS823A SN74AS824A SN54AS823A TEST CONDITIONS TYP† MAX MIN TYP† – 1.2 VCC – 2 2.4 – 1.2 VCC – 2 2.4 3.2 2 UNIT MAX V V 3.2 2 0.3 0.5 0.35 – 30 0.5 V µA 50 50 – 50 – 50 µA 0.1 0.1 mA 20 20 µA – 0.5 – 0.5 mA – 112 mA – 112 – 30 Outputs high 49 80 49 80 Outputs low 61 100 61 100 Outputs disabled 64 103 64 103 Outputs high 49 80 49 80 Outputs low 61 100 61 100 Outputs disabled 64 103 64 mA 103 † All typical values are at VCC = 5 V, TA = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX§ SN74AS823A SN54AS823A SN74AS824A MIN MAX MIN MAX 3.5 9 3.5 7.5 3.5 14 3.5 13 3.5 16.5 3.5 15.5 4 12 4 11 4 13 4 12 1 10 1 8 tPLZ 1 10 1.5 § For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. 8 tPLH tPHL tPHL tPZH tPZL tPHZ CLK An Q Any CLR Any Q OE An Q Any OE Any Q POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 UNIT ns ns ns ns 5 SN54AS823A, SN74AS823A, SN74AS824A 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS231A – JUNE 1984 – REVISED AUGUST 1995 PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7V RL = R1 = R2 VCC S1 RL R1 Test Point From Output Under Test CL (see Note A) From Output Under Test RL Test Point From Output Under Test CL (see Note A) CL (see Note A) LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS 3.5 V Timing Input Test Point LOAD CIRCUIT FOR 3-STATE OUTPUTS 3.5 V High-Level Pulse 1.3 V R2 1.3 V 1.3 V 0.3 V 0.3 V Data Input tw th tsu 3.5 V 1.3 V 3.5 V Low-Level Pulse 1.3 V 0.3 V 1.3 V 0.3 V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES VOLTAGE WAVEFORMS PULSE DURATIONS 3.5 V Output Control (low-level enabling) 1.3 V 1.3 V 0.3 V tPZL Waveform 1 S1 Closed (see Note B) tPLZ [3.5 V 1.3 V tPHZ tPZH Waveform 2 S1 Open (see Note B) 1.3 V VOL 0.3 V VOH 1.3 V 0.3 V [0 V 3.5 V 1.3 V Input 1.3 V 0.3 V tPHL tPLH VOH In-Phase Output 1.3 V 1.3 V VOL tPLH tPHL VOH Out-of-Phase Output (see Note C) 1.3 V 1.3 V VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open. D. All input pulses have the following characteristics: PRR ≤ 1 MHz, tr = tf = 2 ns, duty cycle = 50%. E. The outputs are measured one at a time with one transition per measurement. Figure 1. Load Circuits and Voltage Waveforms 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated