AMSCO AS1105WL

A S 11 0 5
D a ta S he e t
Serially Interfaced, 4-Digit LED Driver
1 General Description
2 Key Features
The AS1105 is an LED driver for 7-segment numeric
displays of up to 4 digits. The AS1105 can be
programmed via a conventional 4-wire serial interface.
!
Cost effective version of AS1100 functionality for
applications up to 4-Digits
!
10MHz Serial Interface
The device includes a BCD code-B decoder, a multiplex
scan circuitry, segment and display drivers, and a 32-bit
memory. The memory is used to store the LED settings,
so that continuous reprogramming is not necessary.
!
Individual LED Segment Control
!
Decode/No-Decode Digit Selection
!
20µA Low-Power Shutdown (Data Retained)
Every individual segment can be addressed and
updated separately. Only one external resistor is
required to set the current through the LED display.
!
Extremely low Operating Current 0.5mA in open
loop
!
Digital and Analog Brightness Control
Brightness can be controlled either in an analog or
digital way. The user can choose the internal code-B
decoder to display numeric digits or to address each
segment directly.
!
Display Blanked on Power-Up
!
Drive Common-Cathode LED Display
!
Software Reset
The AS1105 features an extremely low shutdown
current of only 20µA and an operational current of less
than 500µA. The number of visible digits can be
programmed as well.
!
Optional External clock
!
20-pin SOIC Package
3 Applications
The AS1105 can be reset by software and an external
clock can be used. Several test modes support easy
debugging.
The AS1105 is an ideal solution for Bar-Graph Displays,
Industrial Controllers, Panel Meters, LED Matrix
Displays and White Goods such as washing machines,
dishwasher, etc.
AS1105 is offered in a 20-pin SOIC package.
Figure 1. Typical Application Circuit
+5V
VDD
9.53k
ISET DIFG0-DIG3
4 Digits
MOSI
µP I/O
SCK
DIN
LOAD
CLK
GND
SEG A-G
SEP DP
8 Segments
GND
4-Digit µP Display
www.austriamicrosystems.com
Revision 1.34
1 - 15
AS1105
Data Sheet - P i n A s s i g n m e n t s
4 Pin Assignments
Figure 2. Pin Configuration (Top View)
DOUT 1
20 SEG D
DIN
2
19 SEG DP
DIG0
3
18 SEG E
GND
4
17
SEG C
DIG2
5
16
VDD
DIG3
6
AS1105
15
ISET
SEG G
GND
7
14
DIG1
8
13
SEG B
LOAD
9
12
SEG F
CLK 10
11
SEG A
SO
Pin Descriptions
Table 1. Pin Descriptions
Pin
Name
DOUT
DIN
DIG0–DIG3
GND
LOAD
CLK
SEG A–G, DP
ISET
VDD
Pin Number
Description
Serial data output for cascading drivers. The output is valid after 16.5
clock cycles. The output is never set to high impedance.
Data input. Data is programmed into the 16-bit shift register on the rising
2
CLK edge.
4-digit driver lines that sink the current from the common cathode of the
3,8,5,6
display. In shutdown mode the AS1105 switches the outputs to VDD.
4,7
Both GND pins must be connected.
Strobe input. With the rising edge of the LOAD signal the 16-bit of serial
9
data is latched into the register.
Clock input. The interface is capable to support clock frequencies up to
10MHz. The serial data is clocked into the internal shift register with the
10
rising edge of the CLK signal. On the DOUT pin the data is applied with the
falling edge of CLK.
Seven segment driver lines including the decimal point. When a
11–14, 17–20
segment is turned off the output is connected to GND.
The current into ISET determines the peak current through the segments and
15
therefore the brightness.
Positive Supply Voltage (+5V)
16
www.austriamicrosystems.com
1
Revision 1.34
2 - 15
AS1105
Data Sheet - A b s o l u t e M a x i m u m R a t i n g s
5 Absolute Maximum Ratings
Table 2. Absolute Maximum Ratings
Parameter
Min
Max
Units
VDD to GND
-0.3
+6
V
DIN, CLK, LOAD to GND
-0.3
+6
V
All Other pins to GND
-0.3
VDD + 0.3
V
Notes
Current
DIG0–DIG3 Sink Current
500
mA
SEGA–G, DP Source Current
100
mA
941
mW
Continuous Power Dissipation (TA = +85°C)
Wide SO
Operating Temperature Range
-40
+85
ºC
Storage Temperature Range
-65
+150
ºC
Package body temperature
www.austriamicrosystems.com
+260
Revision 1.34
ºC
Derate 11.8mW/ºC above +70ºC
The reflow peak soldering temperature
(body temperature) is specified
according IPC/JEDEC J-STD-020C
“Moisture/Reflow Sensitivity
Classification for non-hermetic Solid
State Surface Mount Devices”.
3 - 15
AS1105
Data Sheet - E l e c t r i c a l C h a r a c t e r i s t i c s
6 Electrical Characteristics
VDD = 5V, RSET = 9.53kΩ±1%, TA = TMIN to TMAX, unless otherwise noted.
Table 3. Electrical Characteristics
Symbol
Parameter
VDD
Operating Supply Voltage
IDDSD
Shutdown Supply Current
Conditions
Min
Typ
Max
Units
4.0
5.0
5.5
V
20
50
µA
500
µA
All digital inputs at VDD or GND,
TA = +25ºC
RSET = open circuit
IDD
Operating Supply Current
fOSC
All segments and decimal point on,
ISEG = -40mA
Display Scan Rate
Digit Drive Sink Current
IDIGIT
330
500
VOUT = 0.65V
320
TA = +25ºC, VOUT = (VDD -1V)
-30
800
mA
1300
Hz
mA
ISEG
Segment Drive Source Current
ΔISEG
Segment Drive Current
Matching
IDIGIT
Digit Drive Source Current
Digit off, VDIGIT = (VDD -0.3V)
-2
mA
ISEG
Segment Drive Sink Current
Segment off, VSEG = 0.3V
5
mA
VIN = 0V or VDD
-1
-40
-45
3.0
mA
%
Logic Inputs
IIH, IIL
Input Current DIN, CLK, LOAD
VIH
Logic High Input Voltage
VIL
Logic Low Input Voltage
VOH
Output High Voltage
DOUT, ISOURCE = -1mA
VOL
Output Low Voltage
DOUT, ISINK = 1.6mA
Hysteresis Voltage
DIN, CLK, LOAD
1
3.5
µA
V
0.8
VDD - 1
V
V
0.4
1
V
V
Timing Characteristics
tCP
CLK Clock Period
100
ns
tCH
CLK Pulse Width High
50
ns
tCL
CLK Pulse Width Low
50
ns
tCSH
CLK Rise to LOAD Rise Hold
Time
0
ns
tDS
DIN Setup Time
25
ns
tDH
DIN Hold Time
0
ns
tDO
Output Data Propagation Delay
tLDCK
LOAD Rising Edge to Next
Clock Rising Edge
50
ns
tCSW
Minimum LOAD Pulse High
50
ns
tDSPD
Data-to-Segment Delay
www.austriamicrosystems.com
CLOAD = 50pF
25
2.25
Revision 1.34
ns
ms
4 - 15
AS1105
Data Sheet - Ty p i c a l O p e r a t i n g C h a r a c t e r i s t i c s
7 Typical Operating Characteristics
Figure 4. Segment Current versa RSET
50
50
45
45
40
40
ISEGMENT (mA) .
Segment Current (mA) .
Figure 3. Segment Driver Capability,
VDD = 5V, Logic Level = High
35
30
25
20
15
35
30
25
20
15
10
10
5
5
0
0
0
0.5
1
1.5
2
2.5
3
3.5
4
Voltage below VDD at output (V)
www.austriamicrosystems.com
4.5
10
Revision 1.34
RSET (kOhm)
100
5 - 15
AS1105
Data Sheet - D e t a i l e d D e s c r i p t i o n
8 Detailed Description
Serial-Addressing Modes
The programming of the AS1105 is done via the 4-wire serial interface. A programming sequence consists of 16-bit
packages. The data is shifted into the internal 16-Bit register with the rising edge of the CLK signal. With the rising
edge of the LOAD signal, the data is latched into a digital or control register depending on the address. The LOAD
signal must go to high after the 16th rising clock edge. The LOAD signal can also come later but just before the next
rising edge of CLK, otherwise data would be lost. The content of the internal shift register is applied 16.5 clock cycles
later to the DOUT pin. The data is clocked out at the falling edge of CLK. The Bits of the 16Bit-programming package
are described in Table 4. The first 4 Bits D15-D12 are ”don’t care, D11-D8 contain the address and D7-D0 contain the
data. The first bit is D15, the most significant bit (MSB). The exact timing is given in Figure 5.
Figure 5. Timing Diagram
tCS
LOAD
tC
tC
tC
tC
tLDC
CLK
tD
tD
DIN
D14
D15
D1
D0
tD
DOUT
Table 4. Serial Data Format (16 Bits)
D15
D14
D13
D12
X
X
X
X
D11
D10
D9
Address
D8
D7
MSB
D6
D5
D4
D3
Data
D2
D1
D0
LSB
Digit and Control Registers
The AS1105 incorporates 12 registers, which are listed in Table 5. The digit and control registers are selected via the
4Bit address word. The 4 digit registers are realized with a 32bit memory. Each digit can be controlled directly without
rewriting the whole contents. The control registers consist of decode mode, display intensity, number of scanned digits,
shutdown, display test and reset/external clock register.
Shutdown Mode
The AS1105 features a shutdown mode, where it consumes only 20µA current. The shutdown mode is entered via a
write to register 0Ch. Then all segment current sources are pulled to ground and all digit drivers are connected to VDD,
so that nothing is displayed. All internal digit registers keep the programmed values. The shutdown mode can either be
used for power saving or for generating a flashing display by repeatedly entering and leaving the shutdown mode. The
AS1105 needs typically 250µs to exit the shutdown mode. During shutdown, the AS1105 is fully programmable. Only
the display test function overrides the shutdown mode.
www.austriamicrosystems.com
Revision 1.34
6 - 15
AS1105
Data Sheet - D e t a i l e d D e s c r i p t i o n
Initial Power-Up
After powering up the system, all register are reset, so that the display is blank. The AS1105 starts the shutdown mode.
All registers should be programmed for normal operation. The default settings enable only scan of one digit, the
internal decoder is disabled, data register and intensity register are set to the minimum value.
Decode-Mode Register
In the AS1105, a BCD decoder is included. Every digit can be selected via register 09h to be decoded. The BCD code
consists of the numbers 0-9, E,H, L,P and -. In register 09h, a logic high enables the decoder for the appropriate digit.
In case that the decoder is bypassed (logic low), the data Bits D7-D0 correspond to the segment lines of the AS1105.
In Table 7 some possible settings for register 09h are shown. Bit D7, which corresponds to the decimal point, is not
affected by the settings of the decoder. Logic high means that the decimal point is displayed. In Table 8 the font of the
Code B decoder is shown. In Table 10 the correspondence of the register to the appropriate segments of a 7 segment
display is shown (see Figure 6).
Intensity Control and Interdigit Blanking
Brightness of the display can be controlled in an analog way by changing the external resistor (RSET). The current,
which flows between VDD and ISET, defines the current that flows through the LEDs. The LED current is 100 times the
ISET current. The minimum value of RSET should be 9.53kΩ, which corresponds to 40mA segment current. The
brightness of the display can also be controlled digitally via register 0Ah. The brightness can be programmed in 16
steps and is shown in Table 10. An internal pulse width modulator controls the intensity of the display.
Scan-Limit Register
The scan limit register 0Bh selects the number of digits displayed. When all 4 digits are displayed the update frequency
is typically 800Hz. If the number of digits displayed is reduced, the update frequency is reduced as well. The frequency
can be calculated using 8fOSC/N, where N is the number of digits. Since the number of displayed digits influences the
brightness, the resistor RSET should be adjusted accordingly. Table 12 shows the maximum allowed current, when
fewer than 4 digits are used. To avoid differences in brightness the scan limit register should not be used to blank
portions of the display (leading zeros).
Table 5. Register Address Map
Register
Register
Hex Code
D15-D12
D11
D10
D9
D8
No-Op
X
0
0
0
0
0xX0
Digit 0
X
0
0
0
1
0xX1
Digit 1
X
0
0
1
0
0xX2
Digit 2
X
0
0
1
1
0xX3
Digit 3
X
0
1
0
0
0xX4
Decode Mode
X
1
0
0
1
0xX9
Intensity
X
1
0
1
0
0xXA
Scan Limit
X
1
0
1
1
0xXB
Shutdown
X
1
1
0
0
0xXC
Not used
X
1
1
0
1
0xXD
Reset and ext. Clock
X
1
1
1
0
0xXE
Display Test
X
1
1
1
1
0xXF
www.austriamicrosystems.com
Revision 1.34
7 - 15
AS1105
Data Sheet - D e t a i l e d D e s c r i p t i o n
Table 6. Shutdown Register Format (address (hex) = 0xXC)
Register Data
Mode
Address Code
(Hex)
D7
D6
D5
D4
D3
D2
D1
D0
Shutdown Mode
0xXC
X
X
X
X
X
X
X
0
Normal Operation
0xXC
X
X
X
X
X
X
X
1
Table 7. Decode-mode Register Examples (address (hex) = 0xX9)
Register Data
Decode Mode
Hex Code
D7
D6
D5
D4
D3
D2
D1
D0
No decode for digits 4–0
0
0
0
0
0
0
0
0
0x00
Code B decode for digit 0
No decode for digits 4–1
0
0
0
0
0
0
0
1
0x01
Code B decode for digits 3–0
0
0
0
0
1
1
1
1
0x0F
Code B decode for digits 4–0
1
1
1
1
1
1
1
1
0xFF
Table 8. Code B font
7-Segment
Character
Register Data
D7
On Segments = 1
D6-D4
D3
D2
D1
D0
A
B
C
D
E
F
G
0
X
0
0
0
0
DP
1
1
1
1
1
1
0
1
X
0
0
0
1
0
1
1
0
0
0
0
2
X
0
0
1
0
1
1
0
1
1
0
1
3
X
0
0
1
1
1
1
1
1
0
0
1
4
X
0
1
0
0
0
1
1
0
0
1
1
5
X
0
1
0
1
1
0
1
1
0
1
1
6
X
0
1
1
0
1
0
1
1
1
1
1
7
X
0
1
1
1
1
1
1
0
0
0
0
8
X
1
0
0
0
1
1
1
1
1
1
1
9
X
1
0
0
1
1
1
1
1
0
1
1
--
X
1
0
1
0
0
0
0
0
0
0
1
E
X
1
0
1
1
1
0
0
1
1
1
1
H
X
1
1
0
0
0
1
1
0
1
1
1
L
X
1
1
0
1
0
0
0
1
1
1
0
P
X
1
1
1
0
1
1
0
0
1
1
1
blank
X
1
1
1
1
0
0
0
0
0
0
0
Note: In the above table, the decimal point (DP) is set by bit D7 = 1
Table 9. No-decode mode data bits and corresponding segment lines
Register Data
Corresponding Segment Line
www.austriamicrosystems.com
D7
D6
D5
D4
D3
D2
D1
D0
DP
A
B
C
D
E
F
G
Revision 1.34
8 - 15
AS1105
Data Sheet - D e t a i l e d D e s c r i p t i o n
Figure 6. Standard 7-segment LED
A
F
B
G
C
E
D
DP
Table 10. Intensity Register Format (address (hex) = 0xXA)
Duty Cycle
D7
D6
D5
D4
D3
D2
D1
D0
Hex
Code
1/32 (min on)
X
X
X
X
0
0
0
0
0xX0
3/32
X
X
X
X
0
0
0
1
0xX1
5/32
X
X
X
X
0
0
1
0
0xX2
7/32
X
X
X
X
0
0
1
1
0xX3
9/32
X
X
X
X
0
1
0
0
0xX4
11/32
X
X
X
X
0
1
0
1
0xX5
13/32
X
X
X
X
0
1
1
0
0xX6
15/32
X
X
X
X
0
1
1
1
0xX7
17/32
X
X
X
X
1
0
0
0
0xX8
19/32
X
X
X
X
1
0
0
1
0xX9
21/32
X
X
X
X
1
0
1
0
0xXA
23/32
X
X
X
X
1
0
1
1
0xXB
25/32
X
X
X
X
1
1
0
0
0xXC
27/32
X
X
X
X
1
1
0
1
0xXD
29/32
X
X
X
X
1
1
1
0
0xXE
31/32 (max on)
X
X
X
X
1
1
1
1
0xXF
Table 11. Scan-limit register format (address (hex) = 0xXB)
Scan Limit
Register Data
Hex Code
D7
D6
D5
D4
D3
D2
D1
D0
Display digit 0 only
X
X
X
X
X
0
0
0
0xX0
Display digits 0 & 1
X
X
X
X
X
0
0
1
0xX1
Display digits 0 1 2
X
X
X
X
X
0
1
0
0xX2
Display digits 0 1 2 3
X
X
X
X
X
0
1
1
0xX3
www.austriamicrosystems.com
Revision 1.34
9 - 15
AS1105
Data Sheet - D e t a i l e d D e s c r i p t i o n
Display Test Register
With the display test register 0Fh all LED can be tested. In the test mode all LEDs are switched on at maximum
brightness (duty cycle 31/32). All programming of digit and control registers is maintained. The format of the register is
given in Table 13.
Table 12. Maximum segment current for 1-, 2-, or 3-digit displays
Number of Digits Displayed
Maximum Segment Current (mA)
1
10
2
20
3
30
Table 13. Display-test register format (address (hex) = 0xXF)
Mode
Register Data
D7
D6
D5
D4
D3
D2
D1
D0
Normal Operation
X
X
X
X
X
X
X
0
Display Test Mode
X
X
X
X
X
X
X
1
Note: The AS1105 remains in display-test mode until the display-test register is reconfigured for normal operation.
No-Op Register (Cascading of AS1105)
The no-operation register 00h is used when AS1105s are cascaded in order to support more than 4 digit displays. The
cascading must be done in a way that all DOUT are connected to DIN of the following AS1105. The LOAD and CLK
signals are connected to all devices. For a write operation for example to the fifth device the command must be
followed by four no-operation commands. When the LOAD signal finally goes to high all shift registers are latched. The
first four devices have got no-operation commands and only the fifth device sees the intended command and updates
its register.
Reset and external Clock Register
This register is addressed via the serial interface. It allows to switch the device to external clock mode (If D0=1 the
CLK pin of the serial interface operates as system clock input.) and to apply an external reset (D1). This brings all
registers (except reg. E) to default state. For standard operation the register contents should be "00h".
Table 14. Reset and external Clock register (address (hex) = 0xXE)
Register Data
Mode
Address Code
(hex)
D7
D6
D5
D4
D3
D2
D1
D0
Normal Operation, internal clock
0xXE
X
X
X
X
X
X
0
0
Normal Operation, external clock
0xXE
X
X
X
X
X
X
0
1
Reset state, internal clock
0xXE
X
X
X
X
X
X
1
0
Reset state, external clock
0xXE
X
X
X
X
X
X
1
1
Table 15. RSET vs. segment current and LED forward voltage
ISEG (mA)
VLED(V)
1.5
2.0
2.5
3.0
3.5
40
12.2kΩ
11.8kΩ
11.0kΩ
10.6kΩ
9.69kΩ
30
17.8kΩ
17.1kΩ
15.8kΩ
15.0kΩ
14.0kΩ
20
29.8kΩ
28.0kΩ
25.9kΩ
24.5kΩ
22.6kΩ
10
66.7kΩ
63.7kΩ
59.3kΩ
55.4kΩ
51.2kΩ
www.austriamicrosystems.com
Revision 1.34
10 - 15
AS1105
Data Sheet - A p p l i c a t i o n I n f o r m a t i o n
9 Application Information
Supply Bypassing and Wiring
In order to achieve optimal performance the AS1105 shall be placed very close to the LED display to minimize effects
of electromagnetic interference and wiring inductance. Furthermore, it is recommended to connect a 10µF electrolytic
and a 0.1µF ceramic capacitor between VDD and GND to avoid power supply ripple. Also, both GNDs must be
connected to ground.
Selecting RSET Resistor and Using External Drivers
The current through the segments is controlled via the external resistor RSET. Segment current is about 100 times the
current in ISET. The right values for ISET are given in Table 12. The maximum current the AS1105 can drive is 40mA. If
higher currents are needed, external drivers must be used. In that case it is no longer necessary that the AS1105
drives high currents. A recommended value for RSET is 47kΩ. In cases that the AS1105 only drives few digits Table 10
specifies the maximum currents and RSET must be set accordingly. Refer to Absolute Maximum Ratings to calculate
acceptable limits for ambient temperature, segment current, and the LED forward-voltage drop.
4x8 LED Dot Matrix Driver
The example in Figure 7 uses the AS1105 to drive an 4x8 LED dot matrix. The LED columns have common cathode
and are connected to the DIG0-3 outputs. The rows are connected to the segment drivers. Each of the 32 LEDs can be
addressed separately. The columns are selected via the digits as shown in Table 5. The decode mode register (0xX9)
has to be programmed to ‘00000000’ as stated in Table 7. The single LEDs in a column can be addressed as stated in
Table 10, where D0 corresponds to segment G and D7 to segment DP. For a multiple digit dot matrix several AS1105
have to be cascaded.
Figure 7. Application example as LED dot matrix driver
4x8 LED Dot
SEG G
SEG F
Diode Arrangement
SEG E
SEG D
SEG C
SEG B
SEG E
SEG D
SEG C
SEG B
SEG A
SEG DP
SEG A
SEG DP
DIG 0
DIG 3
DIG 0
SEG A-G DIG 0-3
DOUT
1
µP
12
1
9
VDD
DIN
19
VBAT
CLK
9.53k
GND
www.austriamicrosystems.com
1
12
ISET
DIG 3
SEG A-G DIG 0-3
DOUT
LOA
GND
4x8 LED Dot
SEG G
SEG F
18
1
9
VDD
DIN
VBAT
LOA
CLK
GND
GND
Revision 1.34
19
ISET
18
9.53k
11 - 15
AS1105
Data Sheet - A p p l i c a t i o n I n f o r m a t i o n
Cascading Drivers
The AS1105 can be cascaded as well. The DOUT pin must be connected to the DIN pin of the following AS1105.
Table 16. Package Thermal Resistance Data
Package
Thermal Resistance (θJA)
20 Wide SO
+85°C/W
Maximum Junction Temperature (TJ) = +150°C
Maximum Ambient Temperature (TA) = +85°C
Computing Power Dissipation
The upper limit for power dissipation (PD) for the AS1105 is determined from the following equation:
PD = (VDD x 0.5mA) + (VDD - VLED)(DUTY x ISEG x N)
(EQ 1)
Where:
VDD = supply voltage
DUTY = duty cycle set by intensity register
N = number of segments driven (worst case is 4)
VLED = LED forward voltage
ISEG = segment current set by RSET
Dissipation Example:
ISEG = 40mA, N = 4, DUTY = 31/32, VLED = 1.8V at 40mA, VDD = 5.25V
PD = 5.25V(0.5mA) + (5.25V - 1.8V)(31/32 x 40mA x 4) = 0.54W
Thus, for a SO package θJA = +85ºC/W (see Table 13), the maximum allowed ambient temperature TA is given by:
TJ,MAX = TA + PD x θJA = 150ºC = TA +0.54W x 85ºC/W
(EQ 2)
Where: TA = +104ºC
www.austriamicrosystems.com
Revision 1.34
12 - 15
AS1105
Data Sheet - P a c k a g e D r a w i n g s a n d M a r k i n g s
10 Package Drawings and Markings
The device is available in a 20-pin SOIC package.
Figure 8. SOIC-20 package drawings
Table 17. SOIC-20 package dimensions
Symbol
Min
Max
Symbol
Min
Max
A
2.44
2.64
H
10.11
10.51
A1
0.10
0.30
h
0.31
0.71
A2
2.24
2.44
J
0.53
0.73
B
0.36
0.46
K
C
0.23
0.32
L
0.51
1.01
D
12.65
12.85
R
0.63
0.89
E
7.40
7.60
ZD
e
www.austriamicrosystems.com
α
1.27 BSC
Revision 1.34
7° BSC
0.66 REF
0°
8°
13 - 15
AS1105
Data Sheet - O r d e r i n g I n f o r m a t i o n
11 Ordering Information
The device is available as the standard products listed in Table 18.
Table 18. Ordering Information
Part
AS1105WL
-40ºC to +85ºC
Package
20-pin SOIC
Delivery Form
Tubes
AS1105WL-T
-40ºC to +85ºC
20-pin SOIC
T&R
www.austriamicrosystems.com
Temp Range
Revision 1.34
14 - 15
AS1105
Data Sheet - O r d e r i n g I n f o r m a t i o n
Copyrights
Copyright © 1997-2007, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe.
Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged,
translated, stored, or used without the prior written consent of the copyright owner.
All products and companies mentioned are trademarks or registered trademarks of their respective companies.
Disclaimer
Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing
in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding
the information set forth herein or regarding the freedom of the described devices from patent infringement.
austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice.
Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for
current information. This product is intended for use in normal commercial applications. Applications requiring
extended temperature range, unusual environmental requirements, or high reliability applications, such as military,
medical life-support or life-sustaining equipment are specifically not recommended without additional processing by
austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show
deviations from the standard production flow, such as test flow or test location.
The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However,
austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to
personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or
consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the
technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of
austriamicrosystems AG rendering of technical or other services.
Contact Information
Headquarters
austriamicrosystems AG
A-8141 Schloss Premstaetten, Austria
Tel: +43 (0) 3136 500 0
Fax: +43 (0) 3136 525 01
For Sales Offices, Distributors and Representatives, please visit:
http://www.austriamicrosystems.com/contact
www.austriamicrosystems.com
Revision 1.34
15 - 15