DS16EV5110A DS16EV5110A Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/Sink Applications Literature Number: SNLS301B DS16EV5110A Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/ Sink Applications General Description Features The DS16EV5110A is a multi-channel equalizer optimized for video cable extension Source/Repeater/Sink Applications. It operates between 250Mbps and 2.25Gbps with common applications at 1.65Gbps and 2.25Gbps (per data channel). It contains three Transition-Minimized Differential Signaling (TMDS) data channels and one clock channel as specified for DVI and HDMI interfaces. It provides compensation for skineffect and dielectric losses, a common phenomenon when transmitting video on commercially available high definition video cables. The inputs conform to DVI and HDMI requirements and features programmable levels of input equalization. The programmable levels of equalization provide optimal signal boost and reduces inter-symbol interference. Eight levels of boost are selectable via a pin interface or by the optional System Management Bus. The clock channel is optimized for clock rates of up to 225 MHz and features a signal detect circuit. To maximize noise immunity, the DS16EV5110A features a signal detector with programmable thresholds. The threshold is adjustable through a System Management Bus (SMBus) interface. The DS16EV5110A may be used in Source Applications, Sink Applications, or as a Repeater. The DS16EV5110A also provides support for system power management via output enable controls. Additional controls are provided via the SMBus enabling customization and optimization for specific applications requirements. These controls include programmable features such as output amplitude and boost controls as well as system level diagnostics. The DS16EV5110A is a pin-for-pin replacement to the DS16EV5110. It features an enhanced CML output that presents a high impedance when powered down. ■ 8 levels of equalization settable by 3 pins or through the SMBus interface ■ DC-Coupled inputs and outputs ■ Optimized for operation from 250 Mbps to 2.25 Gbps in ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ support of UXGA, 480 I/P, 720 I/P, 1080 I, and 1080 P with 8, 10, and 12–bit Color Depth Resolutions Two DS16EV5110A devices support DVI/HDMI Dual Link DVI 1.0, and HDMI 1.3a Compatible TMDS Interface Clock channel signal detect (LOS) Enable for power savings standby mode System Management Bus (SMBus) provides control of boost, output amplitude, enable, and clock channel signal detect threshold Low power consumption: 475mW (Typical) 0.13 UI total jitter at 1.65 Gbps including cable Single 3.3V power supply Small 7mm x 7mm, 48-pin leadless LLP package -40°C to +85°C operating temperature range Extends TMDS cable reach over: 1. > 40 meters 24 AWG DVI Cable (1.65Gbps) 2. > 20 meters 28 AWG DVI Cable (1.65Gbps) 3. > 20 meters Cat5/Cat5e/Cat6 cables (1.65Gbps) 4. > 20 meters 28 AWG HDMI cables (2.25Gbps) Applications ■ ■ ■ ■ HDMI / DVI Cable Extenders HDMI / DVI Switches Projectors High Definition Displays Typical Application 30064653 © 2009 National Semiconductor Corporation 300646 www.national.com DS16EV5110A Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/Sink Applications April 6, 2009 DS16EV5110A Pin Descriptions Pin Name Pin Number I/O, Type Description HIGH SPEED DIFFERENTIAL I/O C_IN− C_IN+ 1 2 I, CML Inverting and non-inverting TMDS Clock inputs to the equalizer. An on-chip 50Ω terminating resistor connects C_IN+ to VDD and C_IN- to VDD. D_IN0− D_IN0+ 4 5 I, CML Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50Ω terminating resistor connects D_IN0+ to VDD and D_IN0- to VDD. D_IN1− D_IN1+ 8 9 I, CML Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50Ω terminating resistor connects D_IN1+ to VDD and D_IN1- to VDD. D_IN2− D_IN2+ 11 12 I, CML Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50Ω terminating resistor connects D_IN2+ to VDD and D_IN2- to VDD. C_OUTC_OUT+ 36 35 O, CML Inverting and non-inverting TMDS outputs from the equalizer. Open collector. D_OUT0− D_OUT0+ 33 32 O, CML Inverting and non-inverting TMDS outputs from the equalizer. Open collector. D_OUT1– D_OUT1+ 29 28 O, CML Inverting and non-inverting TMDS outputs from the equalizer. Open collector. D_OUT2− D_OUT2+ 26 25 O, CML Inverting and non-inverting TMDS outputs from the equalizer. Open collector. Equalization Control BST_0 BST_1 BST_2 23 14 37 I, LVCMOS BST_0, BST_1, and BST_2 select the equalizer boost level for EQ channels. BST_0, BST_1, and BST_2 are internally pulled Low. See Table 2. EN 44 I, LVCMOS Enable Equalizer input. When held High, normal operation is selected. When held Low, standby mode is selected. EN is internally pulled High. Signal is global to all Data and Clock channels. FEB 21 I, LVCMOS Force External Boost. When held High, the equalizer boost setting is controlled by the BST_ [0:2] pins. When held Low, the equalizer boost level is controlled through the SMBus (see Table 1) control pins. FEB is internally pulled High. SD 45 O, LVCMOS Equalizer Clock Channel Signal Detect Output. Produces a High when signal is detected. Device Control POWER VDD 3, 6, 7, 10, 13, 15, 46 Power VDD pins should be tied to the VDD plane through a low inductance path. A 0.1µF bypass capacitor should be connected between each VDD pin to the GND planes. GND 22, 24, 27, 30, 31, 34 GND Ground reference. GND should be tied to a solid ground plane through a low impedance path. DAP GND The exposed pad at the center of the package must be connected to the ground plane. Exposed Pad System Management Bus (SMBus) Interface Control Pins SDA 18 IO, LVCMOS SMBus Data Input / Output. Internally pulled High to 3.3V with High-Z pull up. SDC 17 I, LVCMOS SMBus Clock Input. Internally pulled High to 3.3V with High-Z pull up. CS 16 I, LVCMOS SMBus Chip select. When held High, the equalizer SMBus register is enabled. When held Low, the equalizer SMBus register is disabled. CS is internally pulled Low. CS is internally gated with SDC. Other Reserv 19, 20, 38, 39, 40,41, 42, 43, 47, 48 Note: I = Input, O = Output, www.national.com Reserved. Do not connect. IO =Input/Output, 2 DS16EV5110A Connection Diagram 30064652 TOP VIEW — Not to Scale Ordering Information NSID Tape & Reel Quantity Package DS16EV5110ASQ 250 SQA48D DS16EV5110ASQX 2,500 SQA48D 3 www.national.com DS16EV5110A Absolute Maximum Ratings (Note 1) ESD Rating If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. HBM, 1.5 kΩ, 100 pF Thermal Resistance θJA, No Airflow Supply Voltage (VDD) LVCMOS Input Voltage LVCMOS Output Voltage CML Input/Output Voltage Junction Temperature Storage Temperature Lead Temp. (Soldering, 5 sec.) -0.5V to +4.0V -0.5V + 4.0V -0.5V to 4.0V -0.5V to 4.0V +150°C -65°C to +150°C +260°C >6 kV 30°C/W Recommended Operating Conditions (Notes 2, 3) Supply Voltage (VDD to GND) Ambient Temperature Min 3.0 Typ 3.3 -40 25 Max Units 3.6 V +85 °C Electrical Characteristics Over recommended operating supply and temperature ranges unless other specified. (Notes 2, 3) Symbol Parameter Conditions Min Typ Max Units LVCMOS DC SPECIFICATIONS IIH-PU High Level Input Leakage Current LVCMOS pins with internal pull-up resistors -10 +10 μA IIH-PD High Level Input Leakage Current LVCMOS pins with internal pulldown resistors 80 105 μA IIL-PU Low Level Input Leakage Current LVCMOS pins with internal pull-up resistors -20 -10 μA IIL-PD Low Level Input Leakage Current LVCMOS pins with internal pulldown resistors -10 +10 μA VIH High Level Input Voltage 2.0 VDD V VIL Low Level Input Voltage 0 0.8 V VOH High Level Output Voltage SD Pin, IOH = -3mA VOL Low Level Output Voltage SD Pin, IOL = 3mA PD Power Dissipation EN = High, Device Enabled N Supply Noise Tolerance (Note 4) DC to 50MHz VTX Input Voltage Swing (Launch Amplitude) Measured differentially at TPA (Figure 2) VICMDC Input Common-Mode Voltage DC-Coupled Requirement Measured at TPA (Figure 2) VIN Input Voltage Swing Measured differentially at TPB (Figure 2) 120 mVP-P RLI Differential Input Return Loss 100 MHz– 825 MHz, with fixture's effect de-embedded 10 dB RIN Input Resistance IN+ to VDD and IN− to VDD 45 Measured differentially with OUT+ and OUT− terminated by 50Ω to VDD 2.4 V 0.4 V 700 mW POWER 475 EN = Low, Power Down Mode 70 mW mVP-P 100 CML INPUTS 800 1200 mVP-P VDD-0.3 VDD-0.2 V 55 Ω 800 1200 mVP-P VDD-0.3 VDD-0.2 50 CML OUTPUTS VO Output Voltage Swing VOCM Output common-mode Voltage Measured Single-ended IOFF Output Leakage Current VOUT = 3.6V, VDD = open or 0V tR, tF Transition Time 20% to 80% of differential output voltage, measured within 1" from output pins. www.national.com 4 ±1 75 V µA 240 ps tCCSK tD Parameter Inter Pair Channel-to-Channel Skew (all 4 Channels) Conditions Min Difference in 50% crossing between shortest and longest channels Latency Typ Max Units 25 ps 350 ps OUTPUT JITTER TJ1 TJ2 TJ3 TJ4 RJ Total Jitter at 1.65 Gbps Total Jitter at 2.25 Gbps Total Jitter at 165 MHz Total Jitter at 225 MHz 20m 28 AWG STP DVI Cable Data Paths EQ Setting 0x04 PRBS7 (Notes 5, 6, 7) 0.13 20m 28 AWG STP DVI Cable Data Paths EQ Setting 0x04 PRBS7 (Notes 5, 6, 7) 0.2 Clock Paths Clock Pattern (Notes 5, 6, 7) 0.17 UIP-P 0.165 Clock Paths Clock Pattern (Notes 5, 6, 7) UIP-P UIP-P 0.165 UIP-P 3 psrms Random Jitter (Notes 7, 8) FCLK Clock Frequency Clock Path (Note 5) 25 225 MHz BR Bit Rate Data Path (Note 5) 0.25 2.25 Gbps BIT RATE Note 1: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of –40°C to +125°C. Models are validated to Maximum Operating Voltages only. Note 2: Typical values represent most likely parametric norms at VDD = 3.3V, TA = 25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed. Note 3: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Note 4: Allowed supply noise (mVP-P sine wave) under typical conditions. Note 5: Specification is guaranteed by characterization and is not tested in production. Note 6: Deterministic jitter is measured at the differential outputs (TPC of Figure 2), minus the deterministic jitter before the test channel (TPA of Figure 2). Random jitter is removed through the use of averaging or similar means. Note 7: Total Jitter is defined as peak-to-peak deterministic jitter from (Note 8) + 14.2 times random jitter in psrms. Note 8: Random jitter contributed by the equalizer is defined as sq rt (JOUT2 − JIN2). JOUT is the random jitter at equalizer outputs in psrms, see TPC of Figure 2; JIN is the random jitter at the input of the equalizer in psrms, see TPA of Figure 2. 5 www.national.com DS16EV5110A Symbol DS16EV5110A Electrical Characteristics — System Management Bus Interface (Notes 2, 3) Over recommended operating supply and temperature ranges unless other specified. Symbol Parameter Conditions Min Typ Max Units 0.8 V VDD V System Bus Interface — DC Specifications VIL Data, Clock Input Low Voltage VIH Data, Clock Input High Voltage IPULLUP Current through pull-up resistor or VOL = 0.4V current source VDD Nominal Bus Voltage ILEAK-Bus Input Leakage per bus segment ILEAK-Pin Input Leakage per device pin CI Capacitance for SDA and SDC (Notes 9, 10) RTERM Termination Resistance VDD3.3, (Notes 9, 10, 11) 2.8 10 (Note 9) mA 3.0 3.6 V —200 +200 µA —15 µA 10 pF Ω 1000 System Bus Interface Timing Specification FSMB Bus Operating Frequency (Note 12) 10 TBUF Bus Free Time Between Stop and Start Condition TSU:CS Minimum time between SMB_CS being active and start condition (Note 5) TH:CS Minimum time between stop condition and releasing SMB_CS (Note 5) THD:STA Hold Time After (Repeated) Start Condition. First CLK generated after this period. At IPULLUP, Max 100 kHz 4.7 µs 30 ns 100 ns 4.0 µs TSU:STA Repeated Start Condition Setup Time 4.7 µs TSU:STO Stop Condition Setup Time 4.0 µs THD:DAT Data Hold Time 300 ns TSU:DAT Data Setup Time 250 ns TTIMEOUT Detect Clock Low Timeout TLOW Clock Low Period THIGH Clock High Period (Note 12) TLOW:SEXT Cumulative Clock Low Extend Time (Slave Device) (Note 12) tF Clock/Data Fall Time tR tPOR (Note 12) 25 35 4.7 4.0 ms µs 50 µs 2 ms (Note 12) 300 ns Clock/Data Rise Time (Note 12) 1000 ns Time in which a device must be operational after power-on reset (Note 12) 500 ms Note 9: Recommended value. Parameter not tested in production. Note 10: Recommended maximum capacitance load per bus segment is 400pF. Note 11: Maximum termination voltage should be identical to the device supply voltage. Note 12: Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 SMBus common AC specifications for details. www.national.com 6 DS16EV5110A Timing Diagrams 30064650 FIGURE 1. SMBus Timing Diagram 30064627 FIGURE 2. Test Setup Diagram for Jitter Measurement 7 www.national.com DS16EV5110A SMBus Transactions The device supports WRITE and READ transactions. See Register Description table for register address, type (Read/ Write, Read Only), default value and function information. Writing a Register To write a register, the following protocol is used (see SMBus 2.0 specification). 1. The Host (Master) selects the device by driving its SMBus Chip Select (CS) signal High. 2. The Host drives a START condition, the 7-bit SMBus address, and a “0” indicating a WRITE. 3. The Device (Slave) drives the ACK bit (“0”). 4. The Host drives the 8-bit Register Address. 5. The Device drives an ACK bit (“0”). 6. The Host drive the 8-bit data byte. 7. The Device drives an ACK bit (“0”). 8. The Host drives a STOP condition. 9. The Host de-selects the device by driving its SMBus CS signal Low. The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur. Reading a Register To read a register, the following protocol is used (see SMBus 2.0 specification). 1. The Host (Master) selects the device by driving its SMBus Chip Select (CS) signal High. 2. The Host drives a START condition, the 7-bit SMBus address, and a “0” indicating a WRITE. 3. The Device (Slave) drives the ACK bit (“0”). 4. The Host drives the 8-bit Register Address. 5. The Device drives an ACK bit (“0”). 6. The Host drives a START condition. 7. The Host drives the 7-bit SMBus Address, and a “1” indicating a READ. 8. The Device drives an ACK bit “0”. 9. The Device drives the 8-bit data value (register contents). 10. The Host drives a NACK bit “1”indicating end of the READ transfer. 11. The Host drives a STOP condition. 12. The Host de-selects the device by driving its SMBus CS signal Low. The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur. Please see Table 1 for more information. System Management Bus (SMBus) and Configuration Registers The System Management Bus interface is compatible to SMBus 2.0 physical layer specification. The use of the Chip Select signal is required. Holding the CS pin High enables the SMBus port allowing access to the configuration registers. Holding the CS pin Low disables the device's SMBus allowing communication from the host to other slave devices on the bus. In the STANDBY state, the System Management Bus remains active. When communication to other devices on the SMBus is active, the CS signal for the DS16EV5110As must be driven Low. The address byte for all DS16EV5110As is AC'h. Based on the SMBus 2.0 specification, the DS16EV5110A has a 7-bit slave address of 1010110'b. The LSB is set to 0'b (for a WRITE), thus the 8-bit value is 1010 1100 'b or AC'h. The SDC and SDA pins are 3.3V LVCMOS signaling and include high-Z internal pull up resistors. External low impedance pull up resistors maybe required depending upon SMBus loading and speed. Note, these pins are not 5V tolerant. Transfer of Data via the SMBus During normal operation the data on SDA must be stable during the time when SDC is High. There are three unique states for the SMBus: START: A High-to-Low transition on SDA while SDC is High indicates a message START condition. STOP: A Low-to-High transition on SDA while SDC is High indicates a message STOP condition. IDLE: If SDC and SDA are both High for a time exceeding tBUF from the last detected STOP condition or if they are High for a total exceeding the maximum specification for tHIGH then the bus will transfer to the IDLE state. www.national.com 8 DS16EV5110A TABLE 1. SMBus Register Descriptions Name Address Default Type Bit 7 Status 0x00 0x00 RO ID Revision Reserved Reserved Reserved SD Status 0x01 0x00 RO Reserved Boost 1 EN Status 0x02 0x00 RO Reserved Boost 3 Reserved Boost 2 Internal Enable/ Individual Channel Boost Control for C_IN±, D_IN0± 0x03 0x77 RW EN (Int.) 0:Enable 1:Disable (D_IN0±) Boost Control (BC for CH0) 000 (Min Boost) 001 010 011 100 101 110 111 (Max Boost) EN (Int.) Reserved 0:Enable 1:Disable (C_IN±) Individual Channel Boost Control for D_IN1±, D_IN2± 0x04 0x77 RW EN (Int.) 0:Enable 1:Disable (D_IN2±) Boost Control (BC for CH2) 000 (Min Boost) 001 010 011 100 101 110 111 (Max Boost) EN (Int.) 0:Enable 1:Disable (D_IN1±) Signal Detect ON (SD_ON) 0x05 0x00 RW Reserved Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reserved Boost Control (BC for CH1) 000 (Min Boost) 001 010 011 100 101 110 111 (Max Boost) Threshold (mV) 00: 70 (Default) 01: 55 10: 90 11: 75 Signal 0x06 Detect OFF (SD_OFF) 0x00 SMBus or 0x07 CMOS Control for EN 0x00 RW Reserved 0x08 0x78 RW Reserved Output Level Bit 6 RW Reserved Threshold (mV) 00: 40 (Default) 01: 30 10: 55 11: 45 SMBus Enable 0: Disable 1: Enable Output Level: 00: 540 mVp-p 01: 770 mVp-p 10: 1000 mVp-p 11: 1200 mVp-p Reserved Note: RO = Read Only, RW = Read/Write 9 www.national.com DS16EV5110A be controlled either via the Enable Pin (EN Pin) or via the Enable Control Bit which is accessed through the SMBus port (see Table 1 and Table 3). If Enable is activated, the data channels and clock channel are placed in the ACTIVE state and all device blocks function as described. The DS16EV5110A can also be placed in STANDBY mode to save power. In this mode only the control interface including the SMBus port as well as the clock channel signal detection circuit remain active. DS16EV5110A Device Description The DS16EV5110A video equalizer comprises three data channels, a clock channel, and a control interface including a Systeml Management Bus (SMBus) port. DATA CHANNELS The DS16EV5110A provides three data channels. Each data channel consists of an equalizer stage, a limiting amplifier, a DC offset correction block, and a TMDS driver as shown in Figure 3. TABLE 3. Enable and Device State Control Register 07[0] EN Pin Register 03[3] (SMBus) (CMOS) (EN Control) (SMBus) EQUALIZER BOOST CONTROL The data channel equalizers support eight programmable levels of equalization boost. The state of the FEB pin determines how the boost settings are controlled. If the FEB pin is held High, then the equalizer boost setting is controlled by the Boost Set pins (BST_[0:2]) in accordance with Table 2. If this programming method is chosen, then the boost setting selected on the Boost Set pins is applied to all three data channels. When the FEB pin is held Low, the equalizer boost level is controlled through the SMBus. This programming method is accessed via the appropriate SMBus registers (see Table 1). Using this approach, equalizer boost settings can be programmed for each channel individually. FEB is internally pulled High (default setting); therefore if left unconnected, the boost settings are controlled by the Boost Set pins (BST_[0:2]). The range of boost settings provided enables the DS16EV5110A to address a wide range of transmission line path loss scenarios, enabling support for a variety of data rates and formats. Device State 0 : Disable 1 X ACTIVE 0 : Disable 0 X STANDBY 1 : Enable X 0 ACTIVE 1 : Enable X 1 STANDBY CLOCK CHANNEL The clock channel incorporates a limiting amplifier, a DC offset correction, and a TMDS driver as shown in Figure 4. 000 000 9 001 001 14 CLOCK CHANNEL SIGNAL DETECT The DS16EV5110A features a signal detect circuit on the clock channel. The status of the clock signal can be determined by either reading the Signal Detect bit (SD) in the SMBus registers (see Table 1) or by the state of the SD pin. A logic High indicates the presence of a signal that has exceeded a specified threshold value (called SD_ON). A logic Low means that the clock signal has fallen below a threshold value (called SD_OFF). These values are programmed via the SMBus (Table 1). If not programmed via the SMBus, the thresholds take on the default values for the SD_OFF and SD_ON values as indicated in Table 4. The Signal Detect threshold values can be changed through the SMBus. All threshold values specified are DC peak-to-peak differential signals (positive signal minus negative signal) at the input of the device. 010 010 18 TABLE 4. Clock Channel Signal Detect Threshold Values 011 011 21 100 100 24 101 101 26 0 110 110 28 0 111 111 30 TABLE 2. EQ Boost Control Table Control Via SMBus BC_2, BC_1, BC_0 (FEB = 0) Control Via Pins EQ Boost Setting BST_2, BST_1, at 825 MHz (dB) BST_0 (TYP) (FEB = 1) Bit 1 Bit 0 DEVICE STATE AND ENABLE CONTROL The DS16EV5110A has an Enable feature which provides the ability to control device power consumption. This feature can www.national.com 10 SD_OFF Threshold Register 06 (mV) SD_ON Threshold Register 05 (mV) 0 40 (Default) 70 (Default) 1 30 55 1 0 55 90 1 1 45 75 DS16EV5110A 30064637 FIGURE 3. DS16EV5110A Data Channel 30064638 FIGURE 4. DS16EV5110A Clock Channel present. STANDBY mode can be implemented by connecting the Signal Detect (SD) pin to the external (LVCMOS) Enable (EN) pin. In order for this option to function properly, REG07[0] should be set to a “0” (default value). If the clock signal applied to the clock channel input swings above the SD_ON threshold specified in the threshold register via the SMBus, then the SD pin is asserted High. If the SD pin is connected to the EN pin, this will enable the equalizer, limiting amplifier, and output buffer on the data channels and the limiting amplifier and output buffer on the clock channel; thus the DS16EV5110A will automatically enter the ACTIVE state. If the clock signal present falls below SD_OFF threshold specified in the threshold register, then the SD pin will be asserted Low, causing the aforementioned blocks to be placed in the STANDBY state. OUTPUT LEVEL CONTROL The output amplitude of the TMDS drivers for both the data channels and the clock channel can be controlled via the SMBus (see Table 1). The default output level is 1000mV p-p. The following Table presents the output level values supported: TABLE 5. Output Level Control Settings – REG 0x08[3:2] Bit 3 Bit 2 Output Level (mV) 0 0 540 0 1 770 1 0 1000 (default) 1 1 1200 AUTOMATIC ENABLE FEATURE It may be desired for the DS16EV5110A to be configured to automatically enter STANDBY mode if no clock signal is 11 www.national.com DS16EV5110A In the Source Side application the DS16EV5110A is located near the Serializer and conditions the signal for losses due to internal cabling or FR4 losses (backplane). The signal is then re-driven at full amplitude and reduced jitter over the external cable interconnect. Application Information The DS16EV5110A is used to recondition DVI/HDMI video signals or differential signals with similar characteristics for signal loss and degradation due to transmission through a length of shielded or unshielded cable. The DS16EV5110A maybe used on the Source or Sink side of the application or as a Repeater (Sink and Source). 30064654 FIGURE 5. DS16EV5110A Source-Side Application In the Sink Side application the DS16EV5110A is located next to the Deserializer and post-conditions the signal for losses incurred over the cable interconnect. 30064639 FIGURE 6. DS16EV5110A Sink-Side Application The DS16EV5110A may be used in repeater type application as shown in Figure 7 . The cable on the output of the repeater tends to be shorter and may be a dongle type application. The input of the repeater recovers the signal after transmission over a long cable interconnect. 30064624 FIGURE 7. DS16EV5110A Repeater Application with CAT 5 Cable www.national.com 12 configured by using two DS16EV5110A devices as shown in Figure 8. Note the recommended connections between LVCMOS control pins. This provides the Automatic Enable feature for both devices based on the one active clock channel. In many applications the SMBus is not required (device is pin controlled), for this application simply leave the three SMBus pins open. SDC and SDA are internally pulled High, and CS is internally pulled Low, thus the SMBus is in the disabled state. DVI 1.0 AND HDMI V1.2a APPLICATIONS A single DS16EV5110A can be used to implement cable extension solutions with various resolutions and screen refresh rates. The range of digital serial rates supported is between 250 Mbps and 1.65 Gbps. For applications requiring ultrahigh resolution for DVI applications (e.g., QXGA and WQXGA), a “dual link” TMDS interface is required. This is easily 30064628 FIGURE 8. Connection in Dual Link Application HDMI V1.3 APPLICATION The DS16EV5110A can reliably extend operation to distances greater than 20 meters of 28 AWG HDMI cable at 2.25 Gbps, thereby supporting HDMI v1.3 for 1080p HDTV resolution with 12-bit color depth. Please note that the Electrical Characteristics specified in this document have not been tested for and are not guaranteed for 2.25 Gbps operation. DC COUPLED DATA PATHS AND DVI/HDMI COMPLIANCE The DS16EV5110A is designed to support TMDS differential pairs with DC coupled transmission lines. It contains integrated termination resistors (50Ω), pulled up to VDD at the input stage, and open collector outputs for DVI / HDMI for signal swing. 13 www.national.com DS16EV5110A In general, the use of multiple equalizers is not recommended due to accumulation of random jitter. DS16EV5110A UTP (UNSHIELDED TWIST PAIRS) CABLES The DS16EV5110A can be used to extend the length of UTP cables, such as Cat5, Cat5e and Cat6 to distances greater than 20 meters at 1.65 Gbps with < 0.13 UI of jitter. Please note that for non-standard DVI/HDMI cables, the user must ensure the clock-to-data channel skew requirements are met. Table 7 presents the recommended boost control settings for various data rates and cable lengths for UTP configurations: CABLE SELECTION At higher frequencies, longer cable lengths produce greater losses due to the skin effect. The quality of the cable with respect to conductor wire gauge and shielding heavily influences performance. Thicker conductors have lower signal degradation per unit length. In nearly all applications, the DS16EV5110A equalization can be set to 0x04, and equalize up to 22 dB skin effect loss for all input cable configurations at all data rates, without degrading signal integrity. TABLE 7. Boost Control Setting for UTP Cables 28 AWG STP DVI / HDMI CABLES RECOMMENDED BOOST SETTINGS The following table presents the recommended boost control settings for various data rates and cable lengths for 28 AWG DVI/HDMI compliant configurations. Boost setting maybe done via the three BST[2:0] pins or via the respective register values. Data Rate 28 AWG DVI / HDMI 0x04 750 Mbps 0–25m 0x04 1.65 Gbps 0–20m 0x06 750 Mbps 25m to greater than 30m 0x06 1.65 Gbps 20m to greater than 25m 0x03 2.25 Gbps 0–15m 0x06 2.25 Gbps 15m to greater than 20m Data Rate Cat5 Cable 0x03 750 Mbps 0–25m 0x06 750 Mbps 25–45m 0x03 1.65 Gbps Greater than 20m Figure 10 shows the cable extension and jitter reduction obtained with the use of the equalizer. Table 7 lists the various gain settings used versus cable length recommendations. TABLE 6. Boost Control Setting for STP Cables Setting Setting Figure 9 shows the cable extension and jitter reduction obtained with the use of the equalizer. Table 6 lists the various gain settings used versus cable length recommendations. 30064643 FIGURE 10. Equalized vs. Unequalized Jitter Performance Over Cat5 Cable 30064642 FIGURE 9. Equalized vs. Unequalized Jitter Performance Over 28 AWG DVI/HDMI Cable www.national.com 14 The DS16EV5110A is a high performance circuit capable of delivering excellent performance. Careful attention must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer to the LVDS Owner’s Manual for more detailed information on high-speed design tips as well as many other available resources available addressing signal integrity design issues. PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS The TMDS differential inputs and outputs must have a controlled differential impedance of 100Ω. It is preferable to route TMDS lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Route the TMDS signals away from other signals and noise sources on the printed circuit board. All traces of TMDS differential inputs and outputs must be equal in length to minimize intra-pair skew. EQUIVALENT I/O STRUCTURES Figure 11 shows the DS16EV5110A CML output structure and ESD protection circuitry. Figure 12 shows the DS16EV5110A CML input structure and ESD protection circuitry. LLP FOOTPRINT RECOMMENDATIONS See National application note: AN-1187 for additional information on LLP packages footprint and soldering information. 30064640 FIGURE 11. Equivalent CML Output Structure 30064641 FIGURE 12. Equivalent CML Input Structure 15 www.national.com DS16EV5110A POWER SUPPLY BYPASSING Two approaches are recommended to ensure that the DS16EV5110A is provided with an adequate power supply. First, the supply (VDD) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the VDD and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.1µF bypass capacitor should be connected to each VDD pin such that the capacitor is placed as close as possible to the DS16EV5110A. Smaller body size capacitors can help facilitate proper component placement. Additionally, three capacitors with capacitance in the range of 2.2µF to 10µF should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic and should be placed as close as possible to the DS16EV5110A. General Recommendations DS16EV5110A Typical Performance Characteristics 30064629 30064630 FIGURE 13. Un-Equalized vs. Equalized Signal after 25m of 28 AWG DVI Cable at 1.65 Gbps (0x06 Setting) 30064631 FIGURE 14. Output Signal after 20m of Cat5 Cable at 1.65 Gbps (0x06 Setting) 30064632 FIGURE 15. Output Signal after 30m of 28 AWG DVI Cable at 750 Mbps (0x06 Setting) www.national.com 16 DS16EV5110A 30064633 FIGURE 16. Output Signal after 0.3m of 28 AWG DVI Cable at 1.65 Gbps (0x04 Setting) 30064634 FIGURE 17. Output Signal after 20m of 28 AWG HDMI Cable at 2.25 Gbps (0x06 Setting) 17 www.national.com DS16EV5110A Physical Dimensions inches (millimeters) unless otherwise noted 7mm x 7mm 48-pin LLP Package Order Number DS16EV5110ASQ Package Number SQA48D www.national.com 18 DS16EV5110A Notes 19 www.national.com DS16EV5110A Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/Sink Applications Notes For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Design Support Amplifiers www.national.com/amplifiers WEBENCH® Tools www.national.com/webench Audio www.national.com/audio App Notes www.national.com/appnotes Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns Data Converters www.national.com/adc Samples www.national.com/samples Interface www.national.com/interface Eval Boards www.national.com/evalboards LVDS www.national.com/lvds Packaging www.national.com/packaging Power Management www.national.com/power Green Compliance www.national.com/quality/green Switching Regulators www.national.com/switchers Distributors www.national.com/contacts LDOs www.national.com/ldo Quality and Reliability www.national.com/quality LED Lighting www.national.com/led Feedback/Support www.national.com/feedback Voltage Reference www.national.com/vref Design Made Easy www.national.com/easy PowerWise® Solutions www.national.com/powerwise Solutions www.national.com/solutions Serial Digital Interface (SDI) www.national.com/sdi Mil/Aero www.national.com/milaero Temperature Sensors www.national.com/tempsensors SolarMagic™ www.national.com/solarmagic Wireless (PLL/VCO) www.national.com/wireless Analog University® www.national.com/AU THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. Copyright© 2009 National Semiconductor Corporation For the most current product information visit us at www.national.com National Semiconductor Americas Technical Support Center Email: [email protected] Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Technical Support Center Email: [email protected] National Semiconductor Asia Pacific Technical Support Center Email: [email protected] National Semiconductor Japan Technical Support Center Email: [email protected] IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP® Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated