NSC DS90CF363B_06

DS90CF363B
+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel
Display (FPD) Link -65 MHz
General Description
The DS90CF363B transmitter converts 21 bits of CMOS/TTL
data into three LVDS (Low Voltage Differential Signaling)
data streams. A phase-locked transmit clock is transmitted in
parallel with the data streams over a fourth LVDS link. Every
cycle of the transmit clock 21 bits of input data are sampled
and transmitted. At a transmit clock frequency of 65 MHz, 18
bits of RGB data and 3 bits of LCD timing and control data
(FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455
Mbps per LVDS data channel. Using a 65 MHz clock, the
data throughput is 170 Mbytes/sec. The DS90CF363B is
fixed as a Falling edge strobe transmitter and will interoperate with a Falling edge strobe Receiver (DS90CF366) without any translation logic.
This chipset is an ideal means to solve EMI and cable size
problems associated with wide, high speed TTL interfaces.
Features
n No special start-up sequence required between
clock/data and /PD pins. Input signal (clock and data)
can be applied either before or after the device is
powered.
n Support Spread Spectrum Clocking up to 100KHz
frequency modulation & deviations of ± 2.5% center
spread or −5% down spread.
n "Input Clock Detection" feature will pull all LVDS pairs to
logic low when input clock is missing and when /PD pin
is logic high.
n 18 to 68 MHz shift clock support
n Best–in–Class Set & Hold Times on TxINPUTs
n Tx power consumption < 130 mW (typ) @65MHz
Grayscale
n 40% Less Power Dissipation than BiCMOS Alternatives
n Tx Power-down mode < 37µW (typ)
n Supports VGA, SVGA, XGA and Dual Pixel SXGA.
n Narrow bus reduces cable size and cost
n Up to 1.3 Gbps throughput
n Up to 170 Megabytes/sec bandwidth
n 345 mV (typ) swing LVDS devices for low EMI
n PLL requires no external components
n Compatible with TIA/EIA-644 LVDS standard
n Low profile 48-lead TSSOP package
n Improved replacement for:
SN75LVDS84, DS90CF363A
Block Diagram
DS90CF363B
20098701
Order Number DS90CF363BMT
See NS Package Number MTD48
TRI-STATE ® is a registered trademark of National Semiconductor Corporation.
© 2006 National Semiconductor Corporation
DS200987
www.national.com
DS90CF363B +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65
MHz
October 2006
DS90CF363B
Absolute Maximum Ratings (Note 1)
Package Derating:
DS90CF363B
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (VCC)
ESD Rating
(HBM, 1.5 kΩ, 100 pF)
7 kV
(EIAJ, 0Ω, 200 pF)
500V
−0.3V to +4V
CMOS/TTL Input Voltage
−0.3V to (VCC + 0.3V)
LVDS Driver Output Voltage
−0.3V to (VCC + 0.3V)
LVDS Output Short Circuit
Duration
Recommended Operating
Conditions
Continuous
Junction Temperature
+150˚C
Storage Temperature
−65˚C to +150˚C
16 mW/˚C above +25˚C
Min
Nom
Max
Units
3.0
3.3
3.6
V
−10
+25
+70
˚C
200
mVPP
68
MHz
Max
Units
Supply Voltage (VCC)
Operating Free Air
Lead Temperature
(Soldering, 4 sec)
Temperature (TA)
+260˚C
Maximum Package Power Dissipation Capacity @ 25˚C
Supply Noise Voltage (VCC)
MTD48 (TSSOP) Package:
DS90CF363B
TxCLKIN frequency
18
1.98 W
Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
CMOS/TTL DC SPECIFICATIONS
VIH
High Level Input Voltage
2.0
VCC
V
VIL
Low Level Input Voltage
GND
0.8
V
VCL
Input Clamp Voltage
ICL = −18 mA
−0.79
−1.5
V
IIN
Input Current
V
IN
= 0.4V, 2.5V or VCC
+1.8
+10
µA
V
IN
= GND
−10
0
250
345
µA
LVDS DC SPECIFICATIONS
VOD
Differential Output Voltage
∆VOD
Change in VOD between
complimentary output states
VOS
Offset Voltage (Note 4)
∆VOS
Change in VOS between
complimentary output states
IOS
Output Short Circuit Current
VOUT = 0V, RL = 100Ω
IOZ
Output TRI-STATE ® Current
Power Down = 0V,
VOUT = 0V or V CC
RL = 100Ω
450
mV
35
mV
1.38
V
35
mV
−3.5
−5
mA
±1
± 10
µA
f = 25 MHz
29
40
mA
f = 40 MHz
34
45
mA
f = 65 MHz
42
55
mA
1.13
1.25
TRANSMITTER SUPPLY CURRENT
ICCTW
Transmitter Supply Current
Worst Case
www.national.com
RL = 100Ω,
CL = 5 pF,
Worst Case Pattern
(Figures 1, 4 ) " Typ "
values are given for V
CC = 3.6V and T A =
+25˚C, " Max " values
are given for V CC =
3.6V and T A = −10˚C
2
(Continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
f = 25 MHz
28
40
mA
f = 40 MHz
32
45
mA
f = 65 MHz
39
50
mA
Power Down = Low
Driver Outputs in TRI-STATE ® under
Power Down Mode
11
150
µA
TRANSMITTER SUPPLY CURRENT
ICCTG
ICCTZ
Transmitter Supply Current
16 Grayscale
RL = 100Ω,
CL = 5 pF,
16 Grayscale Pattern
(Figures 2, 4 ) " Typ "
values are given for V
CC = 3.6V and T A =
+25˚C, " Max " values
are given for V CC =
3.6V and T A = −10˚C
Transmitter Supply Current
Power Down
Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device
should be operated at these limits. The tables of “Electrical Characteristics” specify conditions for device operation.
Note 2: Typical values are given for VCC = 3.3V and T A = +25˚C unless specified otherwise.
Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise
specified (except VOD and ∆VOD ).
Note 4: VOS previously referred as VCM.
Recommended Transmitter Input Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified
Symbol
Parameter
TCIT
TxCLK IN Transition Time (Figure 5 )
TCIP
TxCLK IN Period (Figure 6 )
Min
Typ
Max
Units
5
ns
14.7
T
50.0
ns
ns
TCIH
TxCLK IN High Time (Figure 6 )
0.35T
0.5T
0.65T
TCIL
TxCLK IN Low Time (Figure 6 )
0.35T
0.5T
0.65T
ns
TXIT
TxIN, and Power Down pin transition Time
6.0
ns
TXPD
Minimum pulse width for Power Down pin signal
1.5
1
us
Transmitter Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified
Typ
Max
Units
LLHT
Symbol
LVDS Low-to-High Transition Time (Figure 4 )
Parameter
Min
0.75
1.4
ns
LHLT
LVDS High-to-Low Transition Time (Figure 4 )
0.75
1.4
ns
TPPos0
Transmitter Output Pulse Position for Bit 0 (Figure 11 ) (Note 5)
−0.20
0
+0.20
ns
TPPos1
Transmitter Output Pulse Position for Bit 1
2.00
2.20
2.40
ns
TPPos2
Transmitter Output Pulse Position for Bit 2
4.20
4.40
4.60
ns
TPPos3
Transmitter Output Pulse Position for Bit 3
6.39
6.59
6.79
ns
TPPos4
Transmitter Output Pulse Position for Bit 4
8.59
8.79
8.99
ns
TPPos5
Transmitter Output Pulse Position for Bit 5
10.70
10.99
11.19
ns
TPPos6
Transmitter Output Pulse Position for Bit 6
12.99
13.19
13.39
ns
TPPos0
Transmitter Output Pulse Position for Bit 0 (Figure 11 ) (Note 5)
−0.25
0
+0.25
ns
TPPos1
Transmitter Output Pulse Position for Bit 1
3.32
3.57
3.82
ns
TPPos2
Transmitter Output Pulse Position for Bit 2
6.89
7.14
7.39
ns
TPPos3
Transmitter Output Pulse Position for Bit 3
10.46
10.71
10.96
ns
TPPos4
Transmitter Output Pulse Position for Bit 4
14.04
14.29
14.54
ns
TPPos5
Transmitter Output Pulse Position for Bit 5
17.61
17.86
18.11
ns
TPPos6
Transmitter Output Pulse Position for Bit 6
21.18
21.43
21.68
ns
3
f = 65
MHz
f = 40
MHz
www.national.com
DS90CF363B
Electrical Characteristics
DS90CF363B
Transmitter Switching Characteristics
(Continued)
Over recommended operating supply and temperature ranges unless otherwise specified
Symbol
Parameter
Min
Typ
Max
−0.45
0
+0.45
ns
5.26
5.71
6.16
ns
Transmitter Output Pulse Position for Bit 2
10.98
11.43
11.88
ns
TPPos3
Transmitter Output Pulse Position for Bit 3
16.69
17.14
17.59
ns
TPPos4
Transmitter Output Pulse Position for Bit 4
22.41
22.86
23.31
ns
TPPos5
Transmitter Output Pulse Position for Bit 5
28.12
28.57
29.02
ns
TPPos6
Transmitter Output Pulse Position for Bit 6
33.84
34.29
34.74
ns
TSTC
TxIN Setup to TxCLK IN (Figure 6 )
2.5
ns
THTC
TxIN Hold to TxCLK IN (Figure 6 )
0.5
ns
TCCD
TxCLK IN to TxCLK OUT Delay (Figure 7 ) 50% duty cycle input
clock is assumed, T A= −10˚C, and 65MHz for " Min ", T A = 70˚C,
and 25MHz for " Max ", VCC = 3.6V
SSCG
Spread Spectrum Clock support; Modulation frequency with a linear
profile (Note 6)
TPPos0
Transmitter Output Pulse Position for Bit 0 (Figure 11 ) (Note 5)
TPPos1
Transmitter Output Pulse Position for Bit 1
TPPos2
f=
25MHz
3.011
f = 25
MHz
Units
6.082
ns
100KHz
±
2.5%/−5%
f = 40
MHz
100KHz
±
2.5%/−5%
f = 65
MHz
100KHz
±
2.5%/−5%
TPLLS
Transmitter Phase Lock Loop Set (Figure 8 )
10
ms
TPDD
Transmitter Power Down Delay (Figure 10 )
100
ns
Note 5: The Minimum and Maximum Limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. This
parameter is functionality tested only on Automatic Test Equipment (ATE).
Note 6: Care must be taken to ensure TSTC and THTC are met so input data are sampling correctly. This SSCG parameter only shows the performance of tracking
Spread Spectrum Clock applied to TxCLK IN pin, and reflects the result on TxCLKOUT+ and TxCLK− pins.
AC Timing Diagrams
20098704
FIGURE 1. “Worst Case” Test Pattern
www.national.com
4
DS90CF363B
AC Timing Diagrams
(Continued)
20098705
FIGURE 2. “16 Grayscale” Test Pattern (Notes 7, 8, 9, 10)
Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
Note 8: The 16 grayscale test pattern tests device power consumption for a “typical” LCD display pattern. The test pattern approximates signal switching needed
to produce groups of 16 vertical stripes across the display.
Note 9: Figures 1, 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
Note 10: Recommended pin to signal mapping. Customer may choose to define differently.
20098730
FIGURE 3. DS90CF363B (Transmitter) LVDS Output Load
20098706
FIGURE 4. DS90CF363B (Transmitter) LVDS Transition Times
5
www.national.com
DS90CF363B
AC Timing Diagrams
(Continued)
20098708
FIGURE 5. DS90CF363B (Transmitter) Input Clock Transition Time
20098710
FIGURE 6. DS90CF363B (Transmitter) Setup/Hold and High/Low Times (Falling Edge Strobe)
20098712
FIGURE 7. DS90CF363B (Transmitter) Clock In to Clock Out Delay (Falling Edge Strobe)
20098714
FIGURE 8. DS90CF363B (Transmitter) Phase Lock Loop Set Time
www.national.com
6
DS90CF363B
AC Timing Diagrams
(Continued)
20098717
FIGURE 9. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs
20098718
FIGURE 10. Transmitter Power Down Delay
7
www.national.com
DS90CF363B
AC Timing Diagrams
(Continued)
20098726
FIGURE 11. Transmitter LVDS Output Pulse Position Measurement
www.national.com
8
I/O
No.
TxIN
Pin Name
I
21
TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines — FPLINE,
FPFRAME and DRDY (also referred to as HSYNC, VSYNC, Data Enable).
Description
TxOUT+
O
3
Positive LVDS differential data output.
TxOUT−
O
3
Negative LVDS differential data output.
FPSHIFT IN
I
1
TTL Ievel clock input. The falling edge acts as data strobe. Pin name TxCLK IN.
TxCLK OUT+
O
1
Positive LVDS differential clock output.
TxCLK OUT−
O
1
Negative LVDS differential clock output.
PWR DOWN
I
1
TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power
down. See Applications Information section.
VCC
I
4
Power supply pins for TTL inputs.
GND
I
4
Ground pins for TTL inputs.
PLL VCC
I
1
Power supply pin for PLL.
PLL GND
I
2
Ground pins for PLL.
LVDS VCC
I
1
Power supply pin for LVDS outputs.
LVDS GND
I
3
Ground pins for LVDS outputs.
1
No connect
NC
ing an unstable clock or spurious noisy clock output to the
LVDS transmitter, the LVDS Transmitter may attempt to lock
onto this unstable clock signal but is unable to do so due the
instability or quality of the clock source. The PD signal in
these cases should then be asserted once a stable clock is
applied to the LVDS transmitter.Asserting the PWR DOWN
pin will effectively place the device in reset and disable the
PLL, enabling the LVDS Transmitter into a power saving
standby mode. However, it is still generally a good practice
to assert the PWR DOWN pin or reset the LVDS transmitter
whenever the clock/data is stopped and reapplied but it is
not mandatory for the DS90CF363B.
Applications Information
The DS90CF363B are backward compatible with the
DS90C363/DS90CF363A and are a pin-for-pin replacement.
This device may also be used as a replacement for the
DS90CF563 (5V, 65MHz) and DS90CF561 (5V, 40MHz)
FPD-Link Transmitters with certain considerations/
modifications:
1. Change 5V power supply to 3.3V. Provide this supply to
the VCC, LVDS VCC and PLL VCC of the transmitter.
TRANSMITTER INPUT PINS
The DS90CF363B transmitter input and control inputs accept 3.3V LVTTL/LVCMOS levels. They are not 5V tolerant.
SPREAD SPECTRUM CLOCK SUPPORT
The DS90CF363B can support Spread Spectrum Clocking
signal type inputs. The DS90CF363B outputs will accurately
track Spread Spectrum Clock/Data inputs with modulation
frequencies of up to 100KHz (max.)with either center spread
of ± 2.5% or down spread -5% deviations.
TRANSMITTER INPUT CLOCK/DATA SEQUENCING
The DS90CF363B does not require any special requirement
for sequencing of the input clock/data and PD (PowerDown)
signal. The DS90CF363B offers a more robust input sequencing feature where the input clock/data can be inserted
after the release of the PD signal. In the case where the
clock/data is stopped and reapplied, such as changing video
mode within Graphics Controller, it is not necessary to cycle
the PD signal. However, there are in certain cases where the
PD may need to be asserted during these mode changes. In
cases where the source (Graphics Source) may be supply-
POWER SOURCES SEQUENCE
In typical applications, it is recommended to have VCC, LVDS
VCC and PLL VCC from the same power source with three
separate de-coupling bypass capacitor groups. There is no
requirement on which VCC entering the device first.
9
www.national.com
DS90CF363B
DS90CF363B Pin Descriptions — FPD Link Transmitter
DS90CF363B
Pin Diagram
DS90CF363B
20098724
Typical Application
20098703
www.national.com
10
inches (millimeters) unless otherwise noted
48-Lead Molded Thin Shrink Small Outline Package, JEDEC
Order Number DS90CF363BMT
NS Package Number MTD48
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves
the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body, or
(b) support or sustain life, and whose failure to perform when
properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to result
in a significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be reasonably
expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
BANNED SUBSTANCE COMPLIANCE
National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances
and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at:
www.national.com/quality/green.
Lead free products are RoHS compliant.
National Semiconductor
Americas Customer
Support Center
Email: [email protected]
Tel: 1-800-272-9959
www.national.com
National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: [email protected]
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790
National Semiconductor
Asia Pacific Customer
Support Center
Email: [email protected]
National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: [email protected]
Tel: 81-3-5639-7560
DS90CF363B +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65
MHz
Physical Dimensions