CD54/74AC153, CD54/74ACT153 Data sheet acquired from Harris Semiconductor SCHS237B Dual 4-Input Multiplexer September 1998 - Revised May 2002 Features Description • Buffered Inputs The ’AC153 and ’ACT153 are dual 4-input multiplexers that utilize Advanced CMOS Logic technology. One of the four sources for each section is selected by the common Select inputs, S0 and S1. When the Enable inputs (1E, 2E) are HIGH, the outputs are in the low state. • Typical Propagation Delay - 6.3ns at VCC = 5V, TA = 25oC, CL = 50pF • Exceeds 2kV ESD Protection MIL-STD-883, Method 3015 [ /Title (CD74 AC153 , CD74 ACT15 3) /Subject (Dual 4-Input Multiplexer) /Autho r () /Keywords (Harris Semiconductor, Advan ced CMOS ) /Creator () /DOCI NFO pdfmark Ordering Information • SCR-Latchup-Resistant CMOS Process and Circuit Design PART NUMBER • Speed of Bipolar FAST™/AS/S with Significantly Reduced Power Consumption TEMP. RANGE (oC) CD54AC153F3A • Balanced Propagation Delays • AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply • ±24mA Output Drive Current - Fanout to 15 FAST™ ICs - Drives 50Ω Transmission Lines -55 to 125 PACKAGE 16 Ld CERDIP CD74AC153E 0 to 70oC, -40 to 85 16 Ld PDIP CD74AC153M96 0 to 70oC, -40 to 85 16 Ld SOIC CD54ACT153F3A -55 to 125 16 Ld CERDIP CD74ACT153E 0 to 70oC, -40 to 85 16 Ld PDIP CD74ACT153M 0 to 70oC, -40 to 85 16 Ld SOIC NOTES: 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. Pinout CD54AC153, CD54ACT153 (CERDIP) CD74AC153, CD74ACT153 (PDIP, SOIC) TOP VIEW 1E 1 16 VCC S1 2 15 2E 1I3 3 14 S0 1I2 4 13 2I3 1I1 5 12 2I2 1I0 6 11 2I1 1Y 7 10 2I0 GND 8 9 2Y CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. FAST™ is a Trademark of Fairchild Semiconductor. Copyright © 2002, Texas Instruments Incorporated. 1 CD54/74AC153, CD54/74ACT153 Functional Diagram 1 1E 6 1I0 5 1I1 7 SEL/MUX 4 1Y 1I2 3 1I3 S0 S1 2I0 2I1 2I2 2I3 2E 14 2 10 11 9 SEL/MUX 12 2Y 13 15 GND = 8 VCC = 16 TRUTH TABLE SELECT INPUTS DATA INPUTS ENABLE INPUTS OUTPUT S1 S0 nI0 nI1 nI2 nI3 nE nY X X X X X X H L L L L X X X L L L L H X X X L H L H X L X X L L L H X H X X L H H L X X L X L L H L X X H X L H H H X X X L L L H H X X X H L H Select inputs S1 and S0 are common to both sections. H = High Level, L = Low Level, X = Don’t Care, Z = High Impedance. 2 CD54/74AC153, CD54/74ACT153 Absolute Maximum Ratings Thermal Information DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 6V DC Input Diode Current, IIK For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA DC Output Diode Current, IOK For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA DC Output Source or Sink Current per Output Pin, IO For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA DC VCC or Ground Current, ICC or IGND (Note 3) . . . . . . . . .±100mA Thermal Resistance (Typical, Note 5) θJA (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160 Maximum Junction Temperature (Plastic Package) . . . . . . . . . . 150oC Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC Operating Conditions Temperature Range, TA: CD54. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC CD74. . . . . . . . . . . . . . . . . . . . . . 0oC to 70oC and -40oC to 85oC Supply Voltage Range, VCC (Note 4) AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC Input Rise and Fall Slew Rate, dt/dv AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max) AC Types, 3.6V to 5.5V . . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max) ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 10ns (Max) CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 3. For up to 4 outputs per device, add ±25mA for each additional output. 4. Unless otherwise specified, all voltages are referenced to ground. 5. θJA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications TEST CONDITIONS PARAMETER -40oC TO 85oC 25oC -55oC TO 125oC SYMBOL VI (V) IO (mA) VCC (V) MIN MAX MIN MAX MIN MAX UNITS VIH - - 1.5 1.2 - 1.2 - 1.2 - V AC TYPES High Level Input Voltage Low Level Input Voltage High Level Output Voltage VIL VOH - VIH or VIL 3 2.1 - 2.1 - 2.1 - V 5.5 3.85 - 3.85 - 3.85 - V 1.5 - 0.3 - 0.3 - 0.3 V 3 - 0.9 - 0.9 - 0.9 V 5.5 - 1.65 - 1.65 - 1.65 V -0.05 1.5 1.4 - 1.4 - 1.4 - V -0.05 3 2.9 - 2.9 - 2.9 - V -0.05 4.5 4.4 - 4.4 - 4.4 - V -4 3 2.58 - 2.48 - 2.4 - V -24 4.5 3.94 - 3.8 - 3.7 - V -75 (Note 6, 7) 5.5 - - 3.85 - - - V -50 (Note 6, 7) 5.5 - - - - 3.85 - V - 3 CD54/74AC153, CD54/74ACT153 DC Electrical Specifications (Continued) TEST CONDITIONS PARAMETER Low Level Output Voltage -40oC TO 85oC 25oC -55oC TO 125oC SYMBOL VI (V) IO (mA) VCC (V) MIN MAX MIN MAX MIN MAX UNITS VOL VIH or VIL 0.05 1.5 - 0.1 - 0.1 - 0.1 V 0.05 3 - 0.1 - 0.1 - 0.1 V 0.05 4.5 - 0.1 - 0.1 - 0.1 V 12 3 - 0.36 - 0.44 - 0.5 V 24 4.5 - 0.36 - 0.44 - 0.5 V 75 (Note 6, 7) 5.5 - - - 1.65 - - V 50 (Note 6, 7) 5.5 - - - - - 1.65 V II VCC or GND - 5.5 - ±0.1 - ±1 - ±1 µA ICC VCC or GND 0 5.5 - 8 - 80 - 160 µA High Level Input Voltage VIH - - 4.5 to 5.5 2 - 2 - 2 - V Low Level Input Voltage VIL - - 4.5 to 5.5 - 0.8 - 0.8 - 0.8 V High Level Output Voltage VOH VIH or VIL -0.05 4.5 4.4 - 4.4 - 4.4 - V -24 4.5 3.94 - 3.8 - 3.7 - V -75 (Note 6, 7) 5.5 - - 3.85 - - - V -50 (Note 6, 7) 5.5 - - - - 3.85 - V 0.05 4.5 - 0.1 - 0.1 - 0.1 V 24 4.5 - 0.36 - 0.44 - 0.5 V 75 (Note 6, 7) 5.5 - - - 1.65 - - V 50 (Note 6, 7) 5.5 - - - - - 1.65 V Input Leakage Current Quiescent Supply Current MSI ACT TYPES Low Level Output Voltage Input Leakage Current Quiescent Supply Current MSI Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load VOL VIH or VIL II VCC or GND - 5.5 - ±0.1 - ±1 - ±1 µA ICC VCC or GND 0 5.5 - 8 - 80 - 160 µA ∆ICC VCC -2.1 - 4.5 to 5.5 - 2.4 - 2.8 - 3 mA NOTES: 6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. 7. Test verifies a minimum 50Ω transmission-line-drive capability at 85oC, 75Ω at 125oC. ACT Input Load Table INPUT UNIT LOAD S0, S1, nI0, nI1 1 nE 0.47 NOTE: Unit load is ∆ICC limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25oC. 4 CD54/74AC153, CD54/74ACT153 Switching Specifications Input tr, tf = 3ns, CL = 50pF (Worst Case) -40oC TO 85oC PARAMETER -55oC TO 125oC SYMBOL VCC (V) MIN TYP MAX MIN TYP MAX UNITS tPLH, tPHL 1.5 - - 227 - - 250 ns 3.3 (Note 9) 7.2 - 25.5 7 - 28 ns 5 (Note 10) 5.2 - 18.2 5 - 20 ns 1.5 - - 151 - - 166 ns 3.3 4.8 - 16.9 4.7 - 18.6 ns 5 3.4 - 12.1 3.3 - 13.3 ns 1.5 - - 134 - - 148 ns 3.3 4.3 - 15 4.1 - 16.5 ns 5 3.1 - 10.7 3 - 11.8 ns CI - - - 10 - - 10 pF CPD (Note 11) - - 93 - - 93 - pF Propagation Delay, S0, S1, to Y tPLH, tPHL 5 (Note 10) 5.7 - 20 5.5 - 22 ns Propagation Delay, nI to Y tPLH, tPHL 5 4.6 - 16.4 4.5 - 18 ns Propagation Delay, nE to Y tPLH, tPHL 5 3.2 - 11.5 3.2 - 12.6 ns CI - - - 10 - - 10 pF CPD (Note 11) - - 93 - - 93 - pF AC TYPES Propagation Delay, S0, S1, to Y Propagation Delay, nI to Y Propagation Delay, nE to Y Input Capacitance Power Dissipation Capacitance tPLH, tPHL tPLH, tPHL ACT TYPES Input Capacitance Power Dissipation Capacitance NOTES: 8. Limits tested at 100%. 9. 3.3V Min at 3.6V, Max at 3V. 10. 5V Min at 5.5V, Max at 4.5V. 11. CPD is used to determine the dynamic power consumption per multiplexer. AC: PD = VCC2 fi (CPD + CL) ACT: PD = VCC2 fi (CPD + CL) + VCC ∆ICC where fi = input frequency, CL = output load capacitance, VCC = supply voltage. 5 CD54/74AC153, CD54/74ACT153 tr = 3ns tf = 3ns INPUT LEVEL 90% OUTPUT DISABLE VS 10% GND tPZL tPLZ VS 0.2VCC OUTPUT: LOW TO OFF TO LOW tPHZ tPZH VOH (≠ VCC) 0.8 VCC VS OUTPUT: HIGH TO OFF TO HIGH OUTPUTS ENABLED OTHER INPUTS (TIED HIGH OR LOW) OUTPUTS DISABLED OUTPUT DISABLE OUTPUTS ENABLED GND (tPHZ, tPZH) OPEN (tPHL, tPLH) 2 VCC (tPLZ, tPZL) (OPEN DRAIN) 500Ω† RL DUT WITH THREESTATE OUTPUT CL 50pF VOL (≠ GND) OUT 500Ω† RL †FOR AC SERIES ONLY: WHEN VCC = 1.5V, RL = 1kΩ FIGURE 1. THREE-STATE PROPAGATION DELAY WAVEFORMS AND TEST CIRCUIT tr = 3ns tf = 3ns E 90% VS 10% I OR S VS OUTPUT Y tPLH tPHL FIGURE 2. PROPAGATION DELAY TIMES AND TEST CIRCUIT OUTPUT RL (NOTE) 500Ω DUT OUTPUT LOAD CL 50pF NOTE: For AC Series Only: When VCC = 1.5V, RL = 1kΩ. AC ACT VCC 3V Input Switching Voltage, VS 0.5 VCC 1.5V Output Switching Voltage, VS 0.5 VCC 0.5 VCC Input Level FIGURE 3. PROPAGATION DELAY TIMES 6 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2002, Texas Instruments Incorporated