Ordering number : ENA0004A LV8042LG Bi-CMOS IC For Digital Still Cameras 7-Channel Single-Chip Motor Driver ICs Overview The LV8042LG is Motor driver 7ch single-chip for DSC. Features • Micro-step driven stepping motor driver×2 • PWM driven forward/reverse motor driver (changeover to the micro-step driving stepping motor driver 1ch possible) × 2 • PWM driven forward/reverse motor driver×2 • Constant-current forward/reverse motor driver × 1 • Two-phase, single-two phase full torque, single-two phase, 4W1-2, phase excitation drive changeover possible (1/2/3/4ch) • Progress of micro-step driven excitation steps by clock signal input only (1/2/3/4ch) • Holding electrification current changeover in four steps possible by serial data (1/2/3/4ch) • Constant-current control chopping frequency variable with external resistor (1/2/3/4ch) • 8-bit wire serial data control Actuator application example Shutter Iris Focus Zoom Application 1 Constant current /VCM Saturation /STM or VCM Micro-step /STM Micro-step /STM Application 2 Constant current /VCM Saturation /STM or VCM Micro-step /STM Saturation /STM or DCM Application 3 Constant current /VCM Micro-step /STM Micro-step /STM Saturation /STM or DCM Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use. Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer' s products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer' s products or equipment. 41107 TI IM B8-8935,8943 No.A0004-1/29 LV8042LG Specifications Absolute Maximum Ratings at Ta = 25°C Parameter Symbol Supply voltage 1 VM max Supply voltage 2 VCC max Output peak current Conditions IOpeak Ratings 1ch/2ch/3ch/4ch/5ch/6ch/7ch Pulse width<10ms, ty≤20% Output continuous current IO max Unit 6 V 6 V 600 mA mA 1ch/2ch/3ch/4ch/5ch/6ch/7ch 400 Allowable power dissipation 1 Pd max1 Independent IC 0.32 W Allowable power dissipation 2 Pd max2 Mounted on a specified board * 1.4 W Operating temperature Topr -20 to +85 °C Storage temperature Tstg -55 to +150 °C Note *1: Mounted on a specified board: 40mm×50mm×0.8mm glass epoxy (four-layer substrate) Allowable Operating Range at Ta = 25°C Parameter Symbol Conditions Ratings Unit Supply voltage range 1 VM Supply voltage range 2 VCC 2.7 to 5.5 V Logic input voltage VIN 0 to VCC+0.3 V Chopping frequency fchop 2 to 5.5 1ch, 2ch, 3ch, 4ch Clock frequency fCLK CLK12, CLK34 PWM frequency fPWM PWM3, PWM4, PWM5, PWM6 V 50 to 200 kHz to 64 kHz to 100 kHz Electrical Characteristics at Ta = 25°C, VM = 5V, VCC = 3.3V Parameter Symbol Ratings Conditions min Standby current drain Istn ST=“L” Operating current drain 1 IM ST=“H”, PWM=“H”, IN72=“H” no load Operating current drain 2 ICC ST=“H”, PWM=“H”, IN72=“H” no load typ Unit max 1.0 µA 50 100 µA 4.0 5.0 mA VCC low-voltage cutting voltage VthVCC 2.1 2.35 2.6 V Low-voltage hysteresis voltage VthHIS 100 150 200 mV VG reference voltage VGL 4.4 4.7 5.0 V Charge pump boost voltage VGH VM+3.5 VM+4 VM+4.5 V Charge pump rise time tONG C (VGH)=0.1µF 0.1 0.2 ms Charge pump oscillation frequency Fchg R=20kΩ 100 125 150 kHz Thermal shutdown temperature TSD Design guarantee* 150 160 180 °C Thermal hysteresis width ∆TSD Design guarantee* 20 30 40 °C Ronu1 IO=400mA, upper 0.6 0.7 Ω Rond1 IO=400mA, lower 0.6 Stepping motor driver (1ch/2ch) Output ON resistance Output leak current IOleak1 Diode forward voltage VD1 ID=-400mA Logic pin input current IINL1 VIN=0V (ST, CLK12) IINH1 VIN=3.3V (ST, CLK12) 20 Logic input “H” level voltage VINH1 ST, CLK12 2.5 Logic input “L” level voltage VINL1 ST, CLK12 0.6 0.9 33 0.7 Ω 1.0 µA 1.2 V 1.0 µA 50 µA V 1.0 V Note: * Design target value. These items are not tested. Continued on next page. No.A0004-2/29 LV8042LG Continued from preceding page. Parameter Current selection Symbol 4W1-2 phases Ratings Conditions Step 16 Unit min typ max 0.185 0.200 0.215 V reference voltage (1ch comparing level during initialization) level Step 15 (initialization +1) 0.185 0.200 0.215 V Step 14 (initialization +2) 0.185 0.200 0.215 V Step 13 (initialization +3) 0.176 0.191 0.206 V Step 12 (initialization +4) 0.170 0.185 0.200 V Step 11 (initialization +5) 0.162 0.177 0.192 V 1-2 phases Step 10 (initialization +6) 0.154 0.169 0.184 V Step 9 (initialization +7) 0.146 0.161 0.176 V Step 8 (initialization +8) 0.129 0.144 0.159 V Step 7 (initialization +9) 0.113 0.128 0.143 V Step 6 (initialization +10) 0.097 0.112 0.127 V Step 5 (initialization +11) 0.079 0.094 0.109 V Step 4 (initialization +12) 0.062 0.077 0.092 V Step 3 (initialization +13) 0.044 0.059 0.074 V Step 2 (initialization +14) 0.024 0.039 0.054 V Step 1 (initialization +15) 0.006 0.021 0.036 V 0.185 0.200 0.215 V 0.129 0.144 0.159 V 0.185 0.200 0.215 V Step 8 (initialization +1) 0.185 0.200 0.215 V Step 8 0.185 0.200 0.215 100 125 150 Step 16 (1ch comparing level during initialization) Step 8 (initialization +1) 1-2 phases Step 16 full torque (1ch comparing level during initialization) 2 phase V Chopping frequency Fchop1 R=20kΩ Current setting reference voltage VSEN11 (D3, D2)=(0, 0) 0.185 0.200 0.215 V VSEN12 (D3, D2)=(0, 1) 0.119 0.134 0.149 V VSEN13 (D3, D2)=(1, 0) 0.085 0.100 0.115 V VSEN14 (D3, D2)=(1, 1) 0.051 0.066 0.081 V Ω kHz PWM drive/stepping motor driver (3ch/4ch) Output ON resistance Output leak current Ronu2 IO=400mA, upper 0.6 0.7 Rond2 IO=400mA, lower 0.6 0.7 Ω 1.0 µA IOleak2 Diode forward voltage VD2 ID=-400mA Logic input current IINL2 VIN=0V (PWM3, PWM4) IINH2 VIN=3.3V (PWM3, PWM4) 20 Logic input “H” level voltage VINH2 PWM3, PWM4 2.5 Logic input “L” level voltage VINL2 PWM3, PWM4 0.6 0.9 33 1.2 V 1.0 µA 50 µA V 1.0 V Continued on next page. No.A0004-3/29 LV8042LG Continued from preceding page. Parameter Current selection Symbol 4W1-2 phases Ratings Conditions Step 16 Unit min typ max 0.185 0.200 0.215 V reference voltage (3ch comparing level during initialization) level Step 15 (initialization +1) 0.185 0.200 0.215 V Step 14 (initialization +2) 0.185 0.200 0.215 V Step 13 (initialization +3) 0.176 0.191 0.206 V Step 12 (initialization +4) 0.170 0.185 0.200 V Step 11 (initialization +5) 0.162 0.177 0.192 V 1-2 phases Step 10 (initialization +6) 0.154 0.169 0.184 V Step 9 (initialization +7) 0.146 0.161 0.176 V Step 8 (initialization +8) 0.129 0.144 0.159 V Step 7 (initialization +9) 0.113 0.128 0.143 V Step 6 (initialization +10) 0.097 0.112 0.127 V Step 5 (initialization +11) 0.079 0.094 0.109 V Step 4 (initialization +12) 0.062 0.077 0.092 V Step 3 (initialization +13) 0.044 0.059 0.074 V Step 2 (initialization +14) 0.024 0.039 0.054 V Step 1 (initialization +15) 0.006 0.021 0.036 V 0.185 0.200 0.215 V 0.129 0.144 0.159 V 0.185 0.200 0.215 V Step 8 (initialization +1) 0.185 0.200 0.215 V Step 8 0.185 0.200 0.215 100 125 150 Step 16 (3ch comparing level during initialization) Step 8 (initialization +1) 1-2 phases Step 16 full torque (3ch comparing level during initialization) 2 phase V Chopping frequency Fchop2 R=20kΩ Current setting reference voltage VSEN21 (D5, D4)=(0, 0) 0.185 0.200 0.215 V VSEN22 (D5, D4)=(0, 1) 0.119 0.134 0.149 V VSEN23 (D5, D4)=(1, 0) 0.085 0.100 0.115 V VSEN24 (D5, D4)=(1, 1) 0.051 0.066 0.081 V Ω kHz PWM driven forward/reverse motor driver (5ch/6ch) Output ON resistance Output leak current Ronu3 IO=400mA, upper 0.6 0.7 Rond3 IO=400mA, lower 0.6 0.7 Ω 1.0 µA IOleak3 Diode forward voltage VD3 ID=-400mA Logic pin input current IINL3 VIN=0V (PWM5, PWM6) IINH3 VIN=3.3V (PWM5, PWM6) 20 Logic input “H” level voltage VINH3 PWM5, PWM6 2.5 Logic input “L” level voltage VINL3 PWM5, PWM6 0.6 0.9 33 1.2 V 1.0 µA 50 µA V 1.0 V Ω Constant current forward/reverse motor driver (7ch) Output ON resistance Output leak current Ronu4 IO=400mA, upper 0.6 0.7 Rond4 IO=400mA, lower 0.6 0.7 Ω 1.0 µA IOleak4 Diode forward voltage VD4 ID=-400mA Logic pin input current IINL4 VIN=0V (IN71, IN72) IINH4 VIN=3.3V (IN71, IN72) 20 Logic input “H” level voltage VINH4 IN71, IN72 2.5 Logic input “L” level voltage VINL4 IN71, IN72 Output constant current IOUT7 Rload=3Ω, SEN7=0.5Ω, LIM7=0.2V VREF7 output voltage VREF7 LIM7 input current ILIM7 (D7, D6)=(0, 0) LIM7=0V 0.6 0.9 33 1.2 V 1.0 µA 50 µA V 1.0 V 384 400 416 mA 0.190 0.200 0.210 V 1.0 µA Continued on next page. No.A0004-4/29 LV8042LG Continued from preceding page. Parameter Symbol Ratings Conditions min Unit typ max FC7 rapid charge current Irafc7 300 450 600 µA FC7 steady charge current Ichfc7 5 10 15 µA FC7 steady discharge current Idisfc7 5 10 15 µA Current setting reference voltage VSEN41 (D7, D6)=(0, 0) 0.190 0.200 0.210 V VSEN42 (D7, D6)=(0, 1) 0.124 0.134 0.144 V VSEN43 (D7, D6)=(1, 0) 0.090 0.100 0.110 V VSEN44 (D7, D6)=(1, 1) 0.056 0.066 0.076 V 33 Serial data transmission pin Logic pin input current IINL5 VIN=0V (SCLK, DATA, STB) IINH5 VIN=3.3V (SCLK, DATA, STB) 20 Logic input “H” level voltage VINH5 SCLK, DATA, STB 2.5 Logic input “L” level voltage VINL5 SCLK, DATA, STB 1.0 µA 50 µA V 1.0 V Minimum SCLK “H” pulse width Tsch 0.125 µs Minimum SCLK “L” pulse width Tscl 0.125 µs Tlat 0.125 µs Tlatw 0.125 µs Data setup time Tds 0.125 µs Data hold time Tdh 0.125 Maximum SCLK frequency Fclk STB specified time Minimum STB pulse width µs 4 MHz Fclk Tsch Tscl SCLK Tds Tdh DATA D0 D1 D2 D6 D7 Tlat STB Tlatw No.A0004-5/29 LV8042LG Package Dimensions unit : mm (typ) 3326 BOTTOM VIEW 6.0 1 2 3 4 56 7 8 9 10 11 0.5 0.5 0.3 0.5 6.0 (0.45) TOP VIEW L K J H G F ED C BA 0.3 0.5 0.4 0.0NOM SIDE VIEW 0.85MAX (0.45) SANYO : FLGA68K(6.0X6.0) Pd max - Ta Allowable power dissipation, Pd max - W 1.6 Mounted on a specified board: 40mm×50mm×0.8mm, glass epoxy (four-layer substrate) 1.4 1.2 1.0 0.8 0.73 0.6 0.4 0.32 Independent IC 0.2 0.17 0 -20 0 20 40 60 80 Ambient temperature, Ta - °C 100 ILV00255 Pin Functions Pin No Pin Name 5 VM12 Description 2 OUT1A STP 1ch OUTA Output pin 4 OUT1B STP 1ch OUTB Output pin 3 SEN1 6 OUT2A STP 2ch OUTA Output pin 8 OUT2B STP 2ch OUTB Output pin 7 SEN2 68 PGND12 STP 1ch/2ch Power GND 67 CLK12 STP Clock signal input pin 66 MO 29 SCLK Serial data transmission CLK input pin 27 DATA Serial data input pin STP 1ch/2ch Motor power connection pin STP 1ch Current sensing resistor connection pin STP 2ch Current sensing resistor connection pin STP Position detection monitor pin Continued on next page. No.A0004-6/29 LV8042LG Continued from preceding page. Pin No Pin Name 28 STB 32 R 13 VM34 10 OUT3A Description Serial data latch pulse input pin Oscillation frequency setting resistor connection pin PWM/STP 3ch/4ch Motor power connection pin PWM 3ch OUTA Output pin STP 3ch OUTA Output pin 12 OUT3B PWM 3ch OUTB Output pin STP 3ch OUTB Output pin 11 SEN3 14 OUT4A STP 3ch Current sensing resistor connection pin PWM 4ch OUTA Output pin STP 4ch OUTA Output pin 17 OUT4B PWM 4ch OUTB Output pin STP 4ch OUTB Output pin 15 SEN4 20 PGND34 PWM/STP 3ch/4ch Power GND 21 PWM3/CLK34 PWM 3ch PWM Signal input pin 22 PWM4 PWM 4ch PWM Signal input pin 39 VM56 PWM 5ch/6ch Motor power connection pin 36 OUT5A PWM 5ch OUTA Output pin 38 OUT5B PWM 5ch OUTB Output pin 33 PWM5 PWM 5ch PWM Signal input pin 41 OUT6A PWM 6ch OUTA Output pin 44 OUT6B PWM 6ch OUTB Output pin 34 PWM6 PWM 6ch PWM Signal input pin 43 PGND56 49 VM7 Constant-current 7ch motor power connection pin 58 FC7 Constant-current 7ch phase compensation capacitor connection pin 47 SEN7 46 OUT7A Constant-current 7ch OUTA output pin 48 OUT7B Constant-current 7ch OUTB output pin 64 IN71 Constant-current 7ch 1 logic input pin 65 IN72 Constant-current 7ch 2 logic input pin 45 PGND7 Constant-current 7ch power GND 62 VREF7 Constant-current 7ch current setting reference voltage output 60 LIM7 Constant-current 7ch constant-current setting pin 51 CPL1 Charge pump capacitor connection pin 52 CPL2 Charge pump capacitor connection pin 54 CPH1 Charge pump capacitor connection pin 56 CPH2 Charge pump capacitor connection pin 53 VGL Lower DMOS gate voltage capacitor connection pin 57 VGH Upper DMOS gate voltage capacitor connection pin 24 ST 30 VCC Logic power connection pin 26 GND Signal GND STP 4ch Current sensing resistor connection pin STP Clock signal input pin PWM 5ch/6ch Power GND Constant-current 7ch current sensing resistor connection pin Chip enable pin No.A0004-7/29 LV8042LG Pin Assignment L K J H G 17 15 13 11 OUT4B SEN4 VM34 SEN3 18 (NC) F 9 (NC) E D C 7 5 3 SEN2 VM12 SEN1 B A 1 (NC) 1 67 68 16 14 12 10 8 6 4 2 (NC) OUT4A OUT3B OUT3A OUT2B OUT2A OUT1B OUT1A CLK12 PGND12 2 20 19 PGND34 (NC) 65 IN72 66 MO 3 21 22 PWM3/ PWM4 CLK34 63 (NC) 64 IN71 4 61 (NC) 62 VREF 5 59 (NC) 60 LIM7 6 24 ST 23 (NC) 26 GND 25 (NC) 28 STB 27 DATA 57 VGH 58 FC7 7 30 VCC 29 SCLK 55 (NC) 56 CPH2 8 32 R 31 (NC) 53 VGL 54 CPH1 9 50 48 46 44 42 (NC) OUT6B OUT7A OUT7B (NC) 52 CPL2 10 LV8042LG 40 38 36 34 33 PWM6 PWM5 OUT5A OUT5B (NC) 35 (NC) 37 (NC) B C 47 45 43 41 39 VM56 OUT6A PGND PGND SEN7 49 VM7 51 CPL1 J K 11 Top View A 1 (NC) 1 2 D E 3 5 7 SEN1 VM12 SEN2 F 9 (NC) G H L 11 13 15 17 SEN3 VM34 SEN4 OUT4B 68 67 2 4 6 8 10 12 14 16 PGND12 CLK12 OUT1A OUT1B OUT2A OUT2B OUT3A OUT3B OUT4A (NC) 18 (NC) 3 66 MO 65 IN72 19 20 (NC) PGND34 4 64 IN71 63 (NC) 21 22 PWM3/ CLK34 PWM4 5 62 61 VREF7 (NC) 23 (NC) 24 ST 25 (NC) 26 GND 6 60 LIM7 59 (NC) 7 58 FC7 57 VGH 27 DATA 28 STB 8 56 CPH2 55 (NC) 29 SCLK 30 VCC 9 54 CPH1 53 VGL 31 (NC) 32 R 10 52 CPL2 44 46 48 50 42 (NC) OUT7B OUT7A OUT6B (NC) 11 51 CPL1 LV8042LG 49 VM7 33 34 36 38 40 (NC) OUT5B OUT5A PWM5 PWM6 45 47 39 43 41 SEN7 PGND7 PGND56 OUT6A VM56 37 (NC) (NC): No Connect 35 (NC) Bottom view No.A0004-8/29 LV8042LG Block Diagram PGND12 VGH VGL TSD TSD Bridge driver 1ch VM12 LVS Bridge driver 2ch TSD 2 6 Monitor select LVS Output control logic Current select circuit STB R 2 TSD LVS 6 1 2 TSD LVS Output control logic Current select circuit Constant-current select circuit Reference voltage circuit OSC Serial-parallel conversion circuit 4 SEN3 Bridge driver 3ch VGL VGH VM34 Bridge driver 4ch VGH VGL TSD LVS Output control logic IN72 OUT3B Bridge driver 7ch SEN4 IN71 VGH OUT4B SEN7 PWM4 Bridge driver 6ch OUT7A OUT4B FC7 OUT3B VGL OUT7B LVS PWM6 PWM3/CLK34 OUT6B DATA Output control logic OUT6A SCLK PWM5 MO PGND56 SEN2 VGH VGL VGH OUT2B OUT5A CLK12 Bridge driver 5ch OUT5B OUT1B CPH2 OUT2A VGL VM56 OUT1A CPH1 ST VCC CPL2 SEN1 Charge pump circuit VGL VCC GND CPL1 VGH PGND7 LIM7 VREF7 VM7 PGND34 ILV00205 No.A0004-9/29 LV8042LG Serial Data Input Specification Register (D1, D0): Selection of Data Transmission Destination D1 D0 0 0 STP reference voltage setting/Monitor output setting/3ch ⋅ 4ch drive mode setting Mode 0 1 1ch ⋅ 2ch (STP) setting 1 0 3ch ⋅ 4ch (PWM/STP) setting 1 1 5ch ⋅ 6ch(PWM) setting /7ch (constant current) reference voltage setting Setting (D1, D0) of serial data as shown in the table above enables selection of the register for status setting of each motor driver. STP Reference Voltage Setting/Monitor Output Setting/3ch ⋅ 4ch Drive Mode Setting Register No. Data Nomenclature Functions D0 0 RG_SELECT 1 Register select 1 D1 0 RG_SELECT 2 Register select 2 D2 0 or1 VSEN1_SELECT 1 1ch ⋅ 2ch reference voltage select 1 D3 0 or 1 VSEN1_SELECT 2 1ch ⋅ 2ch reference voltage select 2 D4 0 or 1 VSEN2_SELECT 1 3ch ⋅ 4ch reference voltage select 1 D5 0 or 1 VSEN2_SELECT 2 3ch ⋅ 4ch reference voltage select 2 D6 0 or 1 MO_SELECT Monitor output channel select D7 0 or 1 PWM/MICRO 3ch ⋅ 4ch drive mode setting 1ch ⋅ 2ch (STP) Setting Register No. Data Nomenclature Functions D0 1 RG_SELECT 1 Register select 1 Channel D1 0 RG_SELECT 2 Register select 2 D2 0 or 1 F/R 1 Forward/reverse setting D3 0 or 1 MS 11 Micro-step select 1 D4 0 or 1 MS 12 Micro-step select 2 1ch/2ch D5 0 or 1 HOLD 1 Step hold setting (STP) D6 0 or 1 RESET 1 Logic reset D7 0 or 1 OUT ENABLE 1 Output enable 3ch ⋅ 4ch (PWM/STP) Setting Nomenclature Register No Data “0” D0 0 Functions 3ch ⋅ 4ch drive setting (D7) Channel PWM mode STP mode “1” RG_SELECT 1 RG_SELECT 2 Register select 1 D1 1 D2 0 or 1 F/R 3 F/R 2 Forward/reverse setting Register select 2 Forward/reverse setting 3ch D3 0 or 1 DECAY 3 MS 21 Current attenuation mode setting Micro-step select 1 PWM D4 0 or 1 F/R 4 MS 22 Forward/reverse setting Micro-step select 2 4ch 3ch/4ch D5 0 or 1 DECAY 4 HOLD 2 Current attenuation mode setting Step hold setting PWM (STP) D6 0 or 1 (DUMMY) RESET 2 (Dummy data) Logic reset D7 0 or 1 (DUMMY) OUT ENABLE 2 (Dummy data) Output enable No.A0004-10/29 LV8042LG 5ch ⋅ 6ch (PWM) Setting/7ch (constant-current) Reference Voltage Setting Register No. Data Nomenclature Functions D0 1 RG_SELECT 1 Register select 1 D1 1 RG_SELECT 2 Register select 1 Channel D2 0 or 1 F/R5 Forward/reverse setting 5ch D3 0 or 1 DECAY5 Current attenuation mode setting PWM D4 0 or 1 F/R6 Forward/reverse setting 6ch PWM D5 0 or 1 DECAY6 Current attenuation mode setting D6 0 or 1 VSEN7_SELECT 1 7ch constant-current reference voltage select 1 7ch D7 0 or 1 VSEN7_SELECT 1 7ch constant-current reference voltage select 2 Constant current Serial Data Input Setting ST DATA D0 D1 D2 D3 D4 D5 D6 D7 SCLK STB Status setting data latched Input DATA and SCLK after setting of STB = “L”. SCLK is not accepted in the state with STB = “H”. Input DATA from D0 to D7 in this order. CLK performs data transmission at the rise edge and latches all data at rise of STB after transmission of all data. All of serial data is reset to “0” with ST = “L”. and at the voltage to cut VCC low voltage. Timing to Reflect Serial Data to the Output • PWM mode (Applicable to 3, 4, 5, and 6ch) Type 1: FR and DECAY settings during PWM drive are reflected simultaneously with the STB signal of data latching. • STP mode (Applicable to 1, 2, 3, and 4ch) Type 1: HOLD, RESET, CUT ENABLE settings and reference voltage setting are reflected simultaneously with the STB signal of data latching. Type 2: Forward/reverse (F/R) and excitation mode (MS) settings made during STEP setting are reflected at rise of the next clock of data latching. CLK CLK STB STB Data latch timing STB timing Type 1 Data latch timing Type 2 Example: Two-phase excitation Reflect at rise Example: phases excitation No.A0004-11/29 LV8042LG Stepping Motor Driver (1ch/2ch) CLK Function Input ST CLK12 L * Operation mode Charge pump circuit Standby mode Stop H Excitation step feed H Excitation step hold Operating 1ch ⋅ 2ch (STP) Status Setting Serial Data: (D1, D0=0, 1) D7 (OE) D6 (RST) D5 (HOLD) D4 (MS2) D3 (MS1) D2 (F/R) Operation mode * * * * * 0 CW (forward) * * * * * 1 CCW (reverse) * * * 0 0 * 2 phase excitation drive * * * 0 1 * 1-2 phases full torque excitation drive * * * 1 0 * 1-2 phases excitation drive * * * 1 1 * 4W1-2 phases excitation drive * * 0 * * * Step hold cancel * * 1 * * * Step hold Counter reset (Excitation at initial position) * 0 * * * * * 1 * * * * Counter reset cancel 0 * * * * * Output high impedance 1 * * * * * Output operation state *: Don’t Care 1ch ⋅ 2ch Reference Voltage Setting Serial Data: (D1, D0=0, 0) D3 (VSEN1_SELECT2) D2 (VSEN1_SELECT1) 0 0 Current setting reference voltage (at 100%) 0.2V 0 1 0.134V 1 0 0.1V 1 1 0.066V The reference voltage to set the output current can be changed over in four stages by the serial data. This is effective for power saving during hold power application of the motor. Set Current Calculation Method IOUT = (reference voltage × set current ratio) /SEN resistance As the reference voltage is variable (0.2V, 0.134V, 0.1V, 0.066V) by the serial data, the output current can be set from the reference voltage and SEN resistance. (Example) The output current as shown below flows when the reference voltage is 0.2V, the set current ratio is 100%, and the SEN resistance is 1Ω. IOUT = 0.2V × 100%/1Ω = 200mA No.A0004-12/29 LV8042LG Monitor Output Channel Setting Serial Data: (D1, D0=0, 0) MO Pin (Pin 66) D6 (MO_SELECT) Monitor output channel 0 1ch ⋅ 2ch STP 1 3ch ⋅ 4ch STP Monitor output state “L” output at the initialization position of STP Initial Excitation Position (Monitor output position) Excitation mode 1ch 2ch 2 phase 100% -100% 1-2 phases full torque 100% 0% 1-2 phases 100% 0% 4W1-2 phases 100% 0% OUTPUT ENABLE (D7), RESET (D6) Operation Description Power save mode OE(D7) Initial mode RST(D6) CLK CLK MO MO 1ch output 1ch output 0% 0% 2ch output 2ch output Output with high impedance Initial state With OE (D7) data = “0”, the output is turned OFF and becomes high impedance at rise of STB. As the internal logic circuit is operating, however, the position number proceeds while CLK is input. Therefore, with OE (D7) data returned to “1”, the level along the position number proceeding with the CLK input is output. With RST (D6)= “0”, the output is initialized at rise of STB and the MO output becomes Low. With RST (D6)= “1” subsequently, the position number proceeds at the next CLK input. No.A0004-13/29 LV8042LG logic HOLD (D5) Operation Description (External) CLK Internal CLK logic Internal logic HOLD(D5) Step hold (1) Step hold cancel Step hold (2) Step hold cancel HOLD (D5) (External)CLK Held at “L” Internal CLK Held at “H” 1ch output 0% 2ch output Hold state Hold state With HOLD (D5) data = “1”, the external CLK data is held as it is in the internal CLK. In the step hold (1) timing as shown above, the (external) CLK is at “L”, so that the internal CLK is held at “L.” In the step hold (2) timing, the (external) CLK is at “H”, so that the internal CLK is held at “H.” With HOLD (D5) data = “0”, the internal CLK is synchronized with the normal (external) CLK. The output holds the status in the timing of input of step hold. After canceling of step hold, the position No. proceeds in the timing of CLK (rise). As long as the hold status continues, the position No. does not proceed even when (external) CLK is input. No.A0004-14/29 LV8042LG Output Current Vector Locus (one step is normalized to 90 degree) θ16 θ15 θ14 100 θ13 θ8(2 phase) (1-2 phases full torque) θ12 θ11 θ10 θ9 1ch(3ch) phase current ratio (%) 80 θ8 θ7 60 θ6 θ5 40 θ4 θ3 θ2 20 θ1 θ0 0 0 20 40 60 80 100 2ch(4ch) phase current ratio (%) Set Current Ratio in Each Excitation Mode STEP 4W1-2 phase (%) 1-2 phases (%) 1-2 phases full torque (%) 1ch (3ch) 2ch (4ch) 1ch (3ch) 2ch (4ch) 1ch (3ch) 2ch (4ch) θ0 0 100 0 100 0 100 θ1 8.69 100 θ2 17.39 100 θ3 26.08 95.65 θ4 34.78 91.3 θ5 43.48 86.95 θ6 52.17 82.61 69.56 69.56 100 100 100 0 100 0 θ7 60.87 78.26 θ8 69.56 69.56 θ9 78.26 60.87 θ10 82.61 52.17 θ11 86.95 43.48 θ12 91.3 34.78 θ13 95.65 26.08 θ14 100 17.39 θ15 100 8.69 θ16 100 0 2 phase (%) 1ch (3ch) 2ch (4ch) 100 100 No.A0004-15/29 LV8042LG 2 Phase Excitation (D4="0", D3="0", D2="0": CW mode) CLK MO (%) 100 I1 0 -100 (%) 100 I2 0 -100 1-2 Phases Full Torque (D4="0", D3="1", D2="0": CW mode) CLK MO (%) 100 I1 0 -100 (%) 100 I2 0 -100 1-2 Phases Excitation (D4="1", D3="0", D2="0": CW mode) CLK MO (%) 100 I1 0 -100 (%) 100 I2 0 -100 No.A0004-16/29 LV8042LG 4W1-2 Phases Excitation (D4="1", D3="1", D2="0": CW mode) CLK MO 100 80 60 40 I1(%) 20 0 -20 0 10 20 30 40 50 60 0 10 20 30 40 50 60 -40 -60 -80 -100 100 80 60 40 I2(%) 20 0 -20 -40 -60 -80 -100 No.A0004-17/29 LV8042LG Basic Operation of Set Current Step Changeover and Forward/Reverse Changeover (D2 (F/R)) (16) 100 (15) (14) (8)’ (13) θ8(2 phase) (1-2 phases full torque) (12) (11) (10) (9) 80 (8) (7) 60 (6) (5) 40 (4) (3) 20 (2) (1) 0 0 0 20 D2(F/R) 40 60 CW mode 80 100 CCW mode CW mode CLK Position No (8) (7) (6) (5) (4) (3) (4) (5) (6) (5) 1ch output 2ch output DA converter in IC proceeds by one bit at rise of input clock pulse. D2 (F/R) data causes changeover of CW and CCW modes; the position No. decreases in the CW mode and increases in the CCW mode. When viewed from the 1ch current, the 2ch current is delayed by 90 degree in phase in the CW mode. When viewed from the 1ch current, the 2ch current is delayed by 90 degree in the CCW mode. No.A0004-18/29 LV8042LG Basic Operation of Excitation Mode Changeover (D3, D4 (MS1, MS2)) CW Mode D3(MS1) D4(MS2) CLK Position No (16) (15) (14) (13) (8) 0 -(8) -(9) -(10) -(11) -(12) -(8) -(16) -(8) 0 (8) (8)’ (8)’ (7) (6) 1ch output 1-2 phase 4W1-2 phase 4W1-2 phase 1-2 phase 2 phase 4W1-2 phase When the excitation mode is changed over during power application to the motor, the motor operates in the following sequence. (CW mode) Before excitation mode changeover Excitation mode 4W1-2 phase 1-2 phases 1-2 phases full torque 2 phase Position No. Step position after excitation mode changeover 4W1-2 phase 1-2 phases 1-2 phases full torque 2 phase (16) (8) (8)’ (8)’ (15) to (9) (8) (8)’ (8)’ (8) 0 0 (8)’ (7) to (1) (8) (8)’ (8)’ 0 -(8) -(8)’ -(8)’ (8)’ (16) (15) (8)’ (8) (7) 0 (8)’ 0 -(1) -(8)’ -(8)’ (16) (15) (8) (8)’ (8)’ (7) 0 (8)’ 0 -(1) -(8) -(8)’ (8)’ (7) 0 0 * The symbol “-” such as -(8) in the table indicates that the phase has been reversed. No.A0004-19/29 LV8042LG Current Control Operation Specification Sine wave increasing direction CLK Set current Coil current Set current fchop Current mode CHARGE SLOW FAST CHARGE SLOW FAST Sine wave decreasing direction In each current mode, the motor operates in the following sequence. CLK Set current Coil current Set current fchop Current mode CHARGE SLOW FAST CHARGE FAST CHARGE SLOW • The motor enters the CHARGE mode at rise of chopping oscillation. (Regardless of the magnitude of the coil current (ICOIL) and set current (IREF), the section in which the CHARGE mode is forced (hereinafter called the “forced CHARGE” mode) exists for 1/8 of one chopping cycle.) • The coil current (ICOIL) is compared with the set current (IREF) in the CHARGE mode. In the case of ICOIL<IREF in the forced CHARGE section The CHARGE mode continues up to the point where ICOIL≥IREF. Subsequently, the mode is changed to the SLOW DECAY mode and finally to the FAST DECAY mode within the 1/8 portion of one chopping cycle. In case when ICOIL<IREF does not exists in the forced CHARGE section The mode changes to the FAST DECAY mode. The coil current is attenuated in the FAST DECAY mode till one chopping cycle is over. Above steps are repeated. Normally, the SLOW (+FAST) DECAY mode is effective in the sine wave increasing direction, the FAST DECAY mode continues till the current is attenuated to the set level, then the SLOW (+FAST) DECAY mode becomes effective subsequently. No.A0004-20/29 LV8042LG Output stage transistor function The OUTA → OUTB direction is assumed to be for charge (current increasing direction). VM VM VM OFF ON L2 L1 ON OFF (CHARGE) L2 L1 ON ON OUTB OUTA L2 L1 OFF U2 OFF U1 OUTB OUTA OUTB OUTA OFF U2 OFF U1 U2 U1 ON ON (SLOW) (FAST) Chopping frequency (fchop) setting method This is the frequency for chopping, which is determined by the external resistor for constant-current control. The chopping frequency set by the resistance connected to R pin (pin 32) is shown below. 300 Chopping frequency, f - kHz 250 200 150 100 50 0 0 10 20 30 40 50 60 R resistance - kΩ 70 80 90 100 ILV00204 The recommended chopping frequency ranges from 50 to 200kHz. No.A0004-21/29 LV8042LG PWM Drive/Stepping Motor Driver (3ch/4ch) 3ch ⋅ 4ch drive motor setting serial data: (D1, D0=0, 0) D7 (PWM/MICRO) Pin function Operation mode Pin 21 Pin 22 0 PWM2 system PWM3 PWM4 1 Micro-step driven STP1 system CLK34 Not used By setting D7 (PWM/MICRO) data as shown in the table above, changeover to two systems of direct PWM drive H-bridge driver and single system of micro-step driven stepping motor driver can be made. PWM Drive Mode (3ch ⋅ 4ch drive mode setting D7="0") 3ch (PWM) truth table: (D1, D0=1, 0) Input ST PWM3 Output D2 D3 OUT3A OUT3B Operation mode Charge pump circuit Stop L * * * OFF OFF Standby H H 0 * HNote L CW(Forward) H H 1 * L HNote CCW(Reverse) H L * 0 OFF OFF FAST DECAY(output OFF) H L * 1 L L SLOW DECAY(brake) Operating 4ch (PWM) truth table: (D1, D0=1, 0) Input Output ST PWM4 D4 D5 OUT4A OUT4B L * * * OFF OFF Note H Operation mode Charge pump circuit Standby Stop H H 0 * L CW(Forward) H H 1 * L HNote CCW(Reverse) H L * 0 OFF OFF FAST DECAY(output OFF) H L * 1 L L SLOW DECAY(brake) Operating *: Don’t care Note: When the sensing resistor is connected to SEN 3 and 4 pins, the constant-current drive through chopping is made for the set current. Connection of SEN3 and 4 pins to GND allows saturation drive. No.A0004-22/29 LV8042LG Output Stage Transistor Function OFF ON U2 U1 OUTB OUTA L2 L1 OFF VM VM VM ON ON OFF U1 U2 OUTB OUTA L2 L1 ON OFF (Forward) OFF U2 OFF U1 OUTB OUTA L2 L1 ON ON (Reverse) (Brake) 3ch ⋅ 4ch Reference Voltage Setting Serial Data: (D1, D0=0, 0) D5 (VSEN2_SELECT2) D4 (VSEN2_SELECT1) 0 0 Current setting reference voltage 0.2V 0 1 0.134V 1 0 0.1V 1 1 0.066V Since the reference voltage is changed over for 3ch and 4ch simultaneously, individual setting cannot be made. Constant-Current Chopping Drive When the sensing resistor is connected to SEN 3 and 4 pins, the constant-current drive through chopping is made for the set current calculated from the reference voltage and SEN resistor. PWM Chopping current control Set current Coil current Set Current Value (constant current) Calculation Method IOUT = Reference voltage/SEN resistor Since the reference voltage can be made variable (0.2V, 0.134V, 0.1V, 0.066V) with the serial data, the output current can be set from the reference voltage and SEN resistor. (Example) The output current as follows flows when the reference voltage is 0.2V and SEN resistance is 1Ω. IOUT = 0.2V/1Ω = 200mA No.A0004-23/29 LV8042LG Stepping Mode (3ch ⋅ 4ch drive mode setting D7="1") CLK Function Input ST CLK34 L * Operation mode Charge pump circuit Standby mode Stop H Excitation step feed H Excitation step hold Operating 3ch ⋅ 4ch (STP) Status Setting Serial Data: (D1, D0=1, 0) D7(OE) D6(RST) D5(HOLD) D4(MS2) D3(MS1) D2(F/R) Operation mode * * * * * 0 CW (Forward) * * * * * 1 CCW (Reverse) * * * 0 0 * 2 phase excitation drive * * * 0 1 * 1-2 phases full torque excitation drive * * * 1 0 * 1-2 phases excitation drive * * * 1 1 * 4W1-2 phase excitation drive * * 0 * * * Step hold cancel * * 1 * * * Step hold Counter reset (Excitation at initial position) * 0 * * * * * 1 * * * * Counter reset cancel 0 * * * * * Output high-impedance 1 * * * * * Output operation status *: Don’t care 3ch ⋅ 4ch Reference Voltage Setting Serial Data: (D1, D0=0, 0) D5 (VSEN2_SELECT2) D4 (VSEN2_SELECT1) 0 0 Current setting reference voltage (at 100%) 0.2V 0 1 0.134V 1 0 0.1V 1 1 0.066V The output current setting reference voltage can be changed in four stages by the serial data. This is useful for power saving during hold power application to the motor. Set Current Value Calculation Method IOUT = (reference voltage × set current ratio) /SEN resistance Since the reference voltage can be made variable (0.2V, 0.134V, 0.1V, 0.066V) with the serial data, the output current can be set from the reference voltage and SEN resistor. (Example) The output current as shown below flows when the reference voltage is 0.2V, the set current ratio is 100%, and SEN resistance is 1Ω. IOUT = 0.2V × 100%/1Ω = 200mA No.A0004-24/29 LV8042LG Initial Excitation Position (Monitor output position) Excitation mode 3ch 4ch 2 phase 100% -100% 1-2 phases full torque 100% 0% 1-2 phases 100% 0% 4W1-2 phase 100% 0% * For the monitor setting, refer to the description made for 1ch/2ch. PWM Driven Motor Driver (5ch/6ch) 5ch (PWM) truth table: (D1, D0=1, 1) Input ST PWM5 Output D2 D3 OUT5A OUT5B Operation mode Charge pump circuit Stop L * * * OFF OFF Standby H H 0 * HNote L CW (Forward) H H 1 * L HNote CCW (Reverse) H L * 0 OFF OFF FAST DECAY (output OFF) H L * 1 L L SLOW DECAY (brake) Operating 6ch (PWM) truth table: (D1, D0=1, 1) Input Output ST PWM6 D4 D5 OUT6A OUT6B L * * * OFF OFF Note H Operation mode Charge pump circuit Standby Stop H H 0 * L CW (Forward) H H 1 * L HNote CCW (Reverse) H L * 0 OFF OFF FAST DECAY (output OFF) H L * 1 L L SLOW DECAY (brake) Operating *: Don’t care Note: Since there is no SEN pin, saturation drive is made. No.A0004-25/29 LV8042LG Constant-Current Forward/Reverse Motor Driver (7ch) 7ch (Constant-current) Truth Table Input Output Mode Charge pump circuit Standby Stop ST IN71 IN72 OUT7A OUT7B L * * OFF OFF H L L OFF OFF Output OFF H L H H L CW (Forward) H H L L H CCW (Reverse) H H H L L Brake Operating *: Don’t care VM7 OUT7B OUT7A Logic circuit IN71 IN72 Variable with serial data VREF7 Reference voltage + - LIM7 Rapid charge circuit SEN7 Rapid discharge circuit FC7 7ch Reference Voltage (VREF7 voltage) Setting Serial Data: (D1, D0=1, 1) D7 (VSEN7_SELECT2) D6 (VSEN7_SELECT1) Current setting reference voltage (VREF7 voltage) 0 0 0.2V 0 1 0.134V 1 0 0.1V 1 1 0.066V Set Current Value Calculation Method IOUT = LIM7 voltage/SEN7 resistance Since LIM7 voltage is the external input, the reference voltage can be freely set. Since the VREF7 voltage can be made variable (0.2V, 0.134V, 0.1V, 0.066V) with the serial data, short-circuiting the VREF7 pin with the LIM7 pin enables varying the reference voltage. Input of the voltage obtained by dividing VREF7 with the resistor can produce any arbitrary reference voltage (0.2V or less). No.A0004-26/29 LV8042LG Recommended Application Circuit The value at each element is the recommended one. For each input condition numerical value, confirm the previous allowable operation range. 1ch/2ch micro-step drive 3ch/4ch micro-step drive (changeover to PWM drive possible: See 5ch/6ch recommended circuit) 5ch/6ch saturation drive (described separately) 7ch constant current drive 14 13 12 11 10 9 8 7 6 5 4 3 2 1 OUT4A VM34 OUT3B SEN3 OUT3A (NC) OUT2B SEN2 OUT2A VM12 OUT1B SEN1 OUT1A (NC) 1Ω (Note 2) 15 (NC) 1Ω 16 SEN4 1Ω (Note 2) (Note 2) 17 OUT4B 1Ω (Note 2) M M 18 (NC) PGND12 68 19 (NC) CLK12 67 20 PGND34 3.3V CLK 0V 3.3V CLK 0V 3.3V MO 66 21 PWM3/CLK34 IN72 65 22 PWM4 IN71 64 0V 3.3V 23 (NC) (NC) 63 0V 3.3V VREF7 62 24 ST 0V (Note 3) (NC) 61 25 (NC) LV8042LG (Note 1) 26 GND Serial data 3.3V - + + 0.1µF 20kΩ LIM7 60 27 DATA (NC) 59 28 STB FC7 58 29 SCLK VGH 57 30 VCC CPH2 56 31 (NC) (NC) 55 32 R 0.001µF + - 0.1µF 0.1µF CPH1 54 33 PWM5 VGL 53 OUT5A (NC) OUT5B VM56 (NC) OUT6A (NC) PGND56 OUT6B PGND7 OUT7A SEN7 OUT7B VM7 (NC) CPL1 CPL2 52 (NC) 34 PWM6 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 - 0.1µF 0.1µF 1Ω + + The circuit diagram enclosed with broken line is shown separately. + 5V - 10µF - (NC): No Connect ILV00206 Note 1: GND wiring should be made with one-point grounding as much as possible. Note 2: A 1Ω resistor is attached for each of the SEN pin registers. This sets an output of 200mA when the current ratio is 100%. Note 3: Set the LIM7 reference voltage by short-circuiting VREF7 (or dividing with resistance) before input or by applying the voltage from the outside. No.A0004-27/29 LV8042LG 5ch/6ch Recommended Circuit For 5ch/6ch, STM and DCM (VCM) can be driven by using two H-bridge circuits. (For 3ch/4ch, the following application is possible when the mode is set to the PWM drive mode.) Application (1) ⋅ ⋅ ⋅ STM 3.3V Pulse 0V 3.3V Pulse 0V 33 PWM5 (NC) OUT5A (NC) OUT5B VM56 (NC) OUT6A (NC) PGND56 OUT6B 34 PWM6 35 36 37 38 39 40 41 42 43 44 (Note 4) M ILV00207 Note 4: To drive STM, serial data must be input for each excitation (phase changeover) Application (2) ⋅ ⋅ ⋅ DCM (Double output capacity) 3.3V PWM 0V 33 PWM5 (NC) OUT5A (NC) OUT5B VM56 (NC) OUT6A (NC) PGND56 OUT6B 34 PWM6 35 36 37 38 39 40 41 42 43 44 (Note 5) M ILV00208 Note 5: Short-circuit each input/output. (When short-circuiting, be sure to connect OUT5A and OUT6A, OUT5B and OUT6B correctly.) Application (3) ⋅ ⋅ ⋅ VCM 3.3V (NC) OUT5B VM56 (NC) OUT6A (NC) PGND56 OUT6B 34 PWM6 OUT5A 0V 33 PWM5 (NC) 0V 3.3V 35 36 37 38 39 40 41 42 43 44 ILV00209 No.A0004-28/29 LV8042LG SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein. SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above. This catalog provides information as of April, 2007. Specifications and information herein are subject to change without notice. PS No.A0004-29/29