For Audio Equipment MN662747RPH Signal Processing LSI for CD Players Overview The MN662747RPH is a CD signal processing LSI that, on a single chip, combines optics servos for the CD player (focus, tracking, and traverse servos), digital signal processing (EFM demodulation and error correction), digital servo processing for the spindle motor, digital filter, and D/A converter, so thus covers all signal processing functions from the head's RF amplifier onward. Features (Optics servo) Focus, tracking, and traverse servos Automatic adjustment functions for FO/TR gain, FO/TR offset, and FO/TR balance Built-in D/A converter for drive voltage output Built-in dropout countermeasures Anti-shock functions Built-in track cross counter Traverse speed detection function (Audio circuits) Digital filter using 8-fold oversampling Built-in D/A converter (1-bit D/A converter) Built-in differential operational amplifier (secondary low pass filter) (Other) Built-in playback pitch control function (normal speed only) (±13%) Support for quadruple-speed playback (digital servo and signal processing block only) Built-in support for jitter-free disc rotation synchronization playback Oscillator shutdown mode Power management mode Operating voltage 4.5 to 5.5 V Applications CD players (Digital Signal Processing) Built-in DSL and PLL Frame synchronization detection, holding, and insertion Subcode data processing Subcode Q data CRC check Built-in subcode Q data register CIRC error detection and correction C1 decoder: duplex error correction C2 decoder: triplex error correction Built-in 16-K bits of RAM for use in deinterleaving Audio data interpolation Averaging or retention of previous values Digital attenuation (–12 dB) Audio data peak level detection function Digital audio interface (EIAJ format) Audio data serial interface for input and output (Spindle Motor Servo) CLV digital servo Switchable servo gain MN662747RPH For Audio Equipment 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 VDD X2 X1 VSS SBCK SUBC VCOF2 PCK EFM AVSS2 AVDD2 VCOF PLLF DSLF DRF IREF ARF WVEL PLAY PLLF2 Pin Assignment 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 BCLK LRCK SRDATA DVDD1 DVSS1 TX MCLK MDATA MLD SENSE FLOCK TLOCK BLKCK SQCK SUBQ DMUTE STAT RST SMCK PMCK BYTCK/TVSTOP CLDCK FCLK IPFLAG FLAG CLVS CRC DEMPH FLAG6/RESY IOSEL TEST AVDD1 OUTL AVSS1 OUTR RSEL CSEL PSEL MSEL SSEL (TOP VIEW) QFS080-P-1414 LDON BDO RFDET TRCRS OFT VDET RFENV TE FE TBAL FBAL VREF FOD TRD KICK ECS ECM PC TVD TRV For Audio Equipment MN662747RPH Block Diagram PWM (R) 1 BIT DAC LOGICS PWM (L) 74 AVSS1 72 AVDD1 DIGITAL AUDIO INTERFACE CLV SERVO 6 24 INTERPOLATION SOFT MUTING DIGITAL ATTENUATION PEAK DETECT AUTO CUE CIRC ERROR CORRECTION 16K SRAM DEINTERLEAVE EFM DEMODULATION SYNC INTERPOLATION SUBCODE DEMODULATION SUBCODE BUFFER VCO 53 52 48 41 47 45 46 44 76 78 2 23 3 1 16 D/A CONVERTER OUTPUT PORT SERVO CPU MICROCOMPUTER INTERFACE TIMING GENERATOR PITCH CONTROL 36 OFT 38 SERVO TIMING GENERATOR RFDET 39 BDO 35 VDET 37 INPUT PORT TRCRS 32 FE 33 TE 34 RFENV A/D CONVERTER 21 26 29 61 25 22 27 28 31 30 12 11 42 40 TX ECM PC LRCK SRDATA BCLK DMUTE TRV KICK VREF BYTCK/TRVSTOP ECS TVD TRD FOD TBAL FBAL TLOCK FLOCK PLAY LDON 43 WVEL 10 SENSE 17 60 57 4 5 18 71 STAT 19 63 20 77 79 59 58 VDD VSS DVDD1 DVSS1 RST TEST SMCK FCLK PMCK CSEL MSEL X2 X1 VCO 9 MLD 7 MCLK 8 MDATA CK384/EFM 54 VCOF2 49 VCOF OUTL 65 FLAG 64 IPFLAG DSL•PLL 80 SSEL 14 SQCK 15 SUBQ PCK EFM PLLF PLLF2 DSLF IREF DRF ARF RSEL PSEL 8 TIMES OVER SAMPLING DIGITAL FILTER DIGITAL DEEMPHASIS 66 67 13 62 56 55 68 69 + CLVS CRC BLKCK CLDCK SBCK SUBC DEMPH FLAG6/RESY 73 – IOSEL 70 OUTR + LRCKIN/MSEL BCLKIN/SSEL SRDATEIN/PSEL 75 – 51 AVSS2 50 AVDD2 MN662747RPH For Audio Equipment Pin Descriptions Pin No. 1 Symbol BCLK I/O O Function Description SRDATA bit clock output. 2 LRCK O Left/right channel discrimination signal output. 3 SRDATA O Serial data output. 4 DV DD1 I Power supply for digital circuits. 5 DVSS1 I Ground for digital circuits. 6 TX O Digital audio interface output signal. 7 MCLK I Microcomputer command clock input. (Data is latched at rising edge.) 8 MDATA I Microcomputer command data input. 9 MLD I Microcomputer command load signal input. 10 SENSE O Sense signal output. (OFT, FESL, NACEND, NAJEND, SFG, and NWTEND) 11 FLOCK O During default operation, focus servo convergence signal. or DIRBK "L" level: load. "L" level: convergence. During command execution, direction detection output for external track counter. 12 TLOCK O or OTCFR During default operation, tracking servo convergence signal. "L" level: convergence. During command execution, traverse speed control output. 13 BLKCK O Subcode block clock signal (f BLKCK=75 Hz) 14 SQCK I External clock input for subcode Q register 15 SUBQ O Subcode Q data output 16 DMUTE I Muting input. (Effective only for an output bit rate of 64 fs) "H" level: muting. 17 STAT O Status signal. (CRC, CLVS, TTSTOP, JCLVS, SQOK, FLAG6, SENSE, FLOCK, TLOCK, rpm data, and FCLV) 18 RST I 19 SMCK O Reset input. "L" level: reset. If MSEL is "H" level, 8.4672 MHz clock signal output. If MSEL is "L" level, 4.2336 MHz clock signal output 20 PMCK O 88.2 kHz clock signal output. 21 TRV O Traverse forced feed output. 22 TVD O Traverse drive output. 23 PC O Spindle motor ON signal. 24 ECM O Spindle motor drive signal (forced mode output). (tristate) 25 ECS O Spindle motor drive signal (servo error signal output). (tristate) 26 KICK O Kick pulse output. (tristate) 27 TRD O Tracking drive output. 28 FOD O Focus drive output. 29 VREF I Reference voltage for DA output (TVD, ECS, TRD, FOD, FBAL, and 30 FBAL O Focus balance adjustment output. 31 TBAL O Tracking balance adjustment output. 32 FE I Focus error signal input. (analog input) (tristate) "L" level: ON (default). TBAL). For Audio Equipment MN662747RPH Pin Descriptions (continued) Pin No. 33 Symbol TE I/O I Function Description Tracking error signal input. (analog input) 34 RFENV I 35 VDET I Vibration detection signal input. "H" level: vibration detected. 36 OFT I Offtrack signal input. "H" level: offtrack. 37 TRCRS I Track cross signal input. (analog input) 38 RFDET I RF detection signal input. "L" level: detected. RF envelope signal input. (analog input) 39 BDO I Dropout signal input. "H" level: dropout. 40 41 LDON PLLF2 O I/O Laser ON signal output. PLL loop filter characteristic selection pin. "H" level: ON. 42 PLAY O Play signal output. "H" level: play. 43 WVEL O Double-speed status signal output. "H" level: double-speed. 44 ARF I RF signal input. 45 IREF I Reference current input pin. 46 DRF I DSL bias pin. 47 DSLF I/O DSL loop filter pin. 48 PLLF I/O PLL loop filter pin. 49 VCOF I/O 50 AV DD2 I Power supply for analog circuits (DSL, PLL, D/A converter output, and A/D 51 AV SS2 I Ground for analog circuits (DSL, PLL, D/A converter output, and A/D 52 EFM O EFM signal output. EFM output when IOSEL is "H" level. VCO loop filter pin. converter). converter). •Crystal oscillator 16.9344-MHz clock output when I or CK384 •OSEL is "L" level. •384 f s output from signal processing block. (During variable-pitch operation, this is the VCO clock.) Commands permit switching among the above three outputs. O PLL derived clock or DSL balance output. fPCK =4.3218 MHz. 53 PCK 54 VCOF2 I/O VCO loop filter pin. 55 SUBC O Subcode serial output. 56 SBCK I Serial clock input for subcode serial output. 57 VSS I Ground for oscillator circuit. 58 X1 I Crystal oscillator circuit input/output pins. f=16.9344 MHz, 33.8688 MHz. 59 X2 O Crystal oscillator circuit output/output pins. f=16.9344 MHz, 33.8688 MHz. 60 VDD I Oscillator circuit power supply. or DSLB 61 BYTCK or TRVSTOP O When IOSEL is "H" level, byte clock signal output. When IOSEL is "L" level, traverse stop signal output. "H" level: stop mode. 62 CLDCK O Subcode frame clock signal output pin. (f CLDCK=7.35 kHz) 63 FCLK O Crystal frame clock signal output. (fFCLK=7.35 kHz) 64 IPFLAG O Interpolation flag signal output. "H" level: interpolation. 65 FLAG O Flag signal output. MN662747RPH For Audio Equipment Pin Descriptions (continued) Pin No. 66 Symbol CLVS I/O O 67 CRC O Function Description Spindle servo phase synchronization signal output. "H" level: CLV. "L" level: rough servo. or TCK During default operation, subcode CRC check result output. "H" level: OK. "L" level: no good. During command execution, pulse output for external track counter. 68 DEMPH O De-emphasis detection signal output. "H" level: ON. 69 FLAG6 or O When IOSEL is "L" level, FLAG6 output, signal for resetting address of RESY RAM for error correction de-interleave. "L" level: address reset. When IOSEL is "H" level, RESY output, frame resynchronization signal. "H" level: synchronized. "L" level: out of sync. 70 IOSEL I Mode selection pin 71 TEST I Test pin. 72 AV DD1 I Power supply for analog circuits. (common use for left and right channel Keep this at "H" level. 73 OUTL O Left channel audio output. 74 AVSS1 I Ground for analog circuits. (common use for left and right channel audio audio outputs.) outputs.) 75 OUTR O Right channel audio output. 76 RSEL I RF signal polarity selection pin. 77 CSEL I Crystal oscillator frequency specification pin. 78 PSEL I When IOSEL is "H" level, test pin. 79 MSEL I "H" level: bright level is "H." "L" level: bright level is "L." "H" level: 33.8688 MHz. "L" level: 16.9344 MHz Keep this at "L" level. When IOSEL is "L" level, SRDATA input. When IOSEL is "H" level, frequency selection pin for SMCK pin output. "H" level: SMCK=8.4672 MHz When IOSEL is "L" level, LRCK input. "H" level: left channel data. "L" level: right channel data. SMCK output fixed at 4.2336 MHz. 80 SSEL I When IOSEL is "H" level, SUBQ pin output mode selection pin. "H" level: buffered subcode Q mode. "L" level: CLDCK synchronization mode. When IOSEL is "L" level, BCKL input. Buffered subcode Q mode. For Audio Equipment MN662747RPH Package Dimensions (Unit: mm) QFS080-P-1414 16.2±0.2 14.0±0.2 60 41 40 80 16.2±0.2 14.0±0.2 0.825 61 21 0.15 SEATING PLANE 0 to 10° 1.1±0.1 0.15 +0.10 -0.05 +0.10 0.3 -0.05 2.1±0.3 0.65 2.0±0.2 20 0.1±0.1 1 0.55±0.1