Revised April 2003 NC7WBD3125 TinyLogic UHS 2-Bit Low Power Bus Switch with Level Shifting General Description Features The NC7WBD3125 is a 2-bit ultra high-speed CMOS FET bus switch with enhanced level shifting circuitry and with TTL-compatible active LOW control inputs. The low On Resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 2-bit switch with independent bus enable (OE) controls. When OE is LOW, the switch is ON and Port A is connected to Port B. When OE is HIGH, the switch is OPEN and a high-impedance state exists between the two ports. Reduced voltage drive to the gate of the FET switch permits nominal level shifting of 5V to 3V through the switch. Control inputs tolerate voltages up to 5.5V independent of VCC. ■ Space saving US8 surface mount package ■ MicroPak leadless package ■ Typical 3Ω switch resistance at 5.0V VCC , VIN = 0V ■ Level shift facilitates 5V to 3.3V interfacing ■ Minimal propagation delay through the switch ■ Power down high impedance input/output ■ Zero bounce in flow through mode ■ TTL compatible active LOW control inputs ■ Control inputs are overvoltage tolerant ■ Bus switch replacement for x125 logic part Ordering Code: Package Order Number Package Code Package Description Supplied As Number Top Mark NC7WBD3125K8X MAB08A WB5D NC7WBD3125L8X MAC08A (Preliminary) T9 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide 3k Units on Tape and Reel 8-Lead MicroPak, 1.6 mm Wide 5k Units on Tape and Reel TinyLogic is a registered trademark of Fairchild Semiconductor Corporation. MicroPak is a trademark of Fairchild Semiconductor Corporation. © 2003 Fairchild Semiconductor Corporation DS500374 www.fairchildsemi.com NC7WBD3125 TinyLogic UHS 2-Bit Low Power Bus Switch with Level Shifting May 2000 NC7WBD3125 Logic Diagram Connection Diagrams (Top View) Pin Descriptions Pin Name Description A Bus A Switch I/O B Bus B Switch I/O OE Bus Enable Input Pin One Orientation Diagram Function Table AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the top Bus Enable Input (OE) Function L B Connected to A H Disconnected product code mark left to right, Pin One is the lower left pin (see diagram). Pad Assignments for MicroPak H = HIGH Logic Level L = LOW Logic Level (Top Thru View) www.fairchildsemi.com 2 Recommended Operating Conditions (Note 3) Supply Voltage (VCC) −0.5V to +7.0V DC Switch Voltage (VS) −0.5V to +7.0V Supply Operating (VCC) DC Output Voltage (VIN) (Note 2) −0.5V to +7.0V Control Input Voltage (VIN) 0V to 5.5V Switch Input Voltage (VIN) 0V to 5.5V DC Input Diode Current (IIK) VIN < 0V DC Output (IOUT) Current −50 mA Switch Output Voltage (VOUT) 128 mA Operating Temperature (TA) DC VCC or Ground Current 0V to 5.5V −40°C to +85°C Input Rise and Fall Time (tr, tf) ±100 mA (ICC/IGND ) Storage Temperature Range (TSTG) 4.5V to 5.5V Control Input −65°C to +150°C +150°C Junction Temperature under Bias (TJ) 0 ns/V to 5 ns/V Switch I/O 0 ns/V to DC Thermal Resistance (θJA) 250°C/W Lead Temperature (TL) +260°C (Soldering, 10 Seconds) Power Dissipation (PD) @ +85°C 250 mW Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed. Note 3: Unused logic inputs must be held HIGH or LOW. They may not float. DC Electrical Characteristics Symbol Parameter TA = −40°C to +85°C VCC (V) Min Typ Max −1.2 Units VIK Clamp Diode Voltage VIH HIGH Level Input Voltage 4.5 to 5.5 VIL LOW Level Input Voltage 4.5 to 5.5 VOH HIGH Level Output Voltage 4.5 to 5.5 IIN Input Leakage Current 5.5 IOFF Power OFF Leakage Current 5.5 RON Switch On Resistance 4.5 3 7 (Note 4) 4.5 3 7 4.5 15 50 1.1 1.5 mA 10 µA ICC ∆ ICC Quiescent Supply Current Increase in ICC per Input (Note 5) 4.5 2.0 V Conditions IIN = −18 mA V 0.8 V V VIN = VCC ±1.0 µA 0 ≤ VIN ≤ 5.5V ±1.0 µA 0 ≤ A, B ≤ VCC See Figure 3 VIN = 0V, IIN = 64 mA Ω VIN = 0V, IIN = 30 mA VIN = 2.4V, IIN = 15 mA VIN = VCC or GND, IOUT = 0 5.5 5.5 1 2.5 mA OE1 = OE2 = GND OE1 = OE2 = VCC VIN = 3.4V, One OE Input only, Other OE = VCC Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins. Note 5: Per TTL driven input (VIN = 3.4V, control input only). A and B pins do not contribute to ICC. 3 www.fairchildsemi.com NC7WBD3125 Absolute Maximum Ratings(Note 1) NC7WBD3125 AC Electrical Characteristics TA = −40°C to +85°C, Symbol Parameter tPHL, Propagation Delay Bus-to-Bus tPLH (Note 6) tPZL, Output Enable Time VCC CL = 50 pF, RU = RD = 500Ω (V) Min Typ 4.5 to 5.5 4.5 to 5.5 1.0 Units Conditions Max 0.25 ns VI = OPEN Figures 1, 2 5.8 ns VI = 7V for tPZL Figures 1, 2 3.5 VI = 0V for tPZH tPZH tPLZ, Output Disable Time 4.5 to 5.5 0.8 Figure Number 3.0 4.8 ns VI = 7V for tPLZ Figures 1, 2 VI = 0V for tPHZ tPHZ Note 6: This parameter is guaranteed. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). The specified limit is calculated on this basis. Capacitance Symbol CIN Parameter Typ Control Pin Input Capacitance Max 2.5 Units Conditions pF VCC = 0V CI/O (OFF) Port OFF Capacitance 6 pF VCC = 5.0V = OE CI/O (ON) Port ON Capacitance 12 pF VCC = 5.0V, OE = 0V AC Loading and Waveforms Input driven by 50Ω source terminated in 50Ω CL includes load and stray capacitance Input PRR = 1.0 MHz; tW = 500 ns FIGURE 1. AC Test Circuit FIGURE 2. AC Waveforms www.fairchildsemi.com 4 NC7WBD3125 DC Electrical Characteristics FIGURE 3. Typical High Level Output Voltage vs. Supply Voltage 5 www.fairchildsemi.com NC7WBD3125 Tape and Reel Specification TAPE FORMAT for US8 Package Tape Number Cavity Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed Designator K8X Cover Tape Carrier 250 Filled Sealed Trailer (Hub End) 75 (typ) Empty Sealed Cover Tape TAPE DIMENSIONS inches (millimeters) TAPE FORMAT for MicroPak Package Designator L8X Tape Number Cavity Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed Carrier 250 Filled Sealed Trailer (Hub End) 75 (typ) Empty Sealed TAPE DIMENSIONS inches (millimeters) www.fairchildsemi.com 6 NC7WBD3125 Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters) Tape Size 8 mm A B C D N W1 W2 W3 7.0 0.059 0.512 0.795 2.165 0.331 + 0.059/−0.000 0.567 W1 + 0.078/−0.039 (177.8) (1.50) (13.00) (20.20) (55.00) (8.40 + 1.50/−0.00) (14.40) (W1 + 2.00/−1.00) 7 www.fairchildsemi.com NC7WBD3125 Physical Dimensions inches (millimeters) unless otherwise noted 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A www.fairchildsemi.com 8 NC7WBD3125 TinyLogic UHS 2-Bit Low Power Bus Switch with Level Shifting Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A (Preliminary) Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 9 www.fairchildsemi.com