SN74ALS29827, SN74ALS29828 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS SDAS095B – JANUARY 1986 – REVISED JANUARY 1995 • • • • • • DW OR NT PACKAGE (TOP VIEW) Functionally Equivalent to AMD’s AM29827 and AM29828 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers pnp Inputs Reduce dc Loading Data Flow-Through Pinout (All Inputs on Opposite Side From Outputs) Power-Up High-Impedance State Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs OE1 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 GND description These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or buses carrying parity. 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 VCC Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 OE2 The 3-state control gate is a 2-input NOR such that if either output-enable (OE1 or OE2) input is high, all ten outputs are in the high-impedance state. The SN74ALS29827 provides true data and the SN74ALS29828 provides inverted data at their respective outputs. The SN74ALS29827 and SN74ALS29828 are characterized for operation from 0°C to 70°C. logic symbols† SN74ALS29827 1 OE1 OE2 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 13 SN74ALS29828 & 1 OE1 EN OE2 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 Y1 A1 Y2 A2 Y3 A3 Y4 A4 Y5 A5 Y6 A6 Y7 A7 Y8 A8 Y9 A9 Y10 A10 13 & EN 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 † These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Copyright 1995, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 SN74ALS29827, SN74ALS29828 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS SDAS095B – JANUARY 1986 – REVISED JANUARY 1995 logic diagrams (positive logic) SN74ALS29827 OE1 OE2 A1 SN74ALS29828 1 OE1 13 OE2 2 23 Y1 A1 1 13 23 2 To Nine Other Channels Y1 To Nine Other Channels absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions SN74ALS29827 SN74ALS29828 VCC VIH Supply voltage VIL IOH Low-level input voltage IOL TA 2 High-level input voltage UNIT MIN NOM MAX 4.75 5 5.25 2 V V 0.8 V High-level output current – 24 mA Low-level output current 48 mA 70 °C Operating free-air temperature 0 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SN74ALS29827, SN74ALS29828 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS SDAS095B – JANUARY 1986 – REVISED JANUARY 1995 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER SN74ALS29827 SN74ALS29828 TEST CONDITIONS MIN VIK VCC = 4.75 V, VOH VCC = 4 4.75 75 V VOL IOZH VCC = 4.75 V, VCC = 5.25 V, IOZL II VCC = 5.25 V, VCC = 5.25 V, IIH IIL VCC = 5.25 V, VCC = 5.25 V, IOS‡ ICC VCC = 5.25 V, VCC = 5.25 V II = – 18 mA IOH = – 15 mA TYP† UNIT MAX – 1.2 2.4 IOH = – 24 mA IOL = 48 mA V V 2 0.35 VO = 2.4 V VO = 0.4 V 0.5 V 20 µA – 20 µA VI = 5.5 V VI = 2.7 V 0.1 mA 20 µA VI = 0.4 V VO = 0 – 0.1 mA – 250 mA 40 mA – 75 25 † All typical values are at VCC = 5 V, TA = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) TEST CONDITIONS VCC = 4.75 V to 5.25 V SN74ALS29827 SN74ALS29828 MIN tPLH tPHL A Y CL = 300 pF tPLH tPHL A Y CL = 50 pF tPZH tPZL OE Y CL = 300 pF tPZH tPZL OE Y CL = 50 pF tPHZ tPLZ OE Y CL = 50 pF tPHZ tPLZ OE Y CL = 5 pF POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MAX MIN UNIT MAX 15 14 15 14 8 7 8 7.5 20 20 23 23 15 15 15 15 17 17 12 12 9 9 9 9 ns ns ns ns ns ns 3 SN74ALS29827, SN74ALS29828 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS SDAS095B – JANUARY 1986 – REVISED JANUARY 1995 PARAMETER MEASUREMENT INFORMATION Test Point VCC SWITCH POSITION TABLE S1 From Output Under Test RL = 180 Ω All Diodes 1N916 or 1N3064 R1 1 kΩ CL (see Note A) S2 TEST S1 S2 tPLH tPHL tPZH tPZL tPHZ tPLZ Closed Closed Open Closed Closed Closed Closed Closed Closed Open Closed Closed LOAD CIRCUIT 3V 1.5 V Timing Input High-Level Pulse 3V 1.5 V 0 0 tw th tsu 1.5 V 3V 3V 1.5 V 1.5 V Data Input 0 Low-Level Pulse 1.5 V 1.5 V 0 VOLTAGE WAVEFORMS PULSE DURATIONS VOLTAGE WAVEFORMS SETUP AND HOLD TIMES 3V Output Control 1.5 V 1.5 V 0 tPZL tPLZ ≈ 4.5 V 3V Input 1.5 V 1.5 V 0 1.5 V 1.5 V VOL tPHZ VOH 1.5 V VOH Waveform 2 (see Note B) 1.5 V 1.5 V 0.5 V ≈ 1.5 V ≈0 VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES 0.5 V tPZH tPLH tPHL ≈ 1.5 V VOL VOH In-Phase Output 1.5 V tPHL tPLH Out-of-Phase Output Waveform 1 (see Note B) VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns. Figure 1. Load Circuit and Voltage Waveforms 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated