TOSHIBA TC58FVT641FT-70

TC58FVT641/B641FT/XB-70,-10
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
64-MBIT (8M × 8 BITS / 4M × 16 BITS) CMOS FLASH MEMORY
DESCRIPTION
The TC58FVT641/B641 is a 67,108,864-bit, 3.0-V read-only electrically erasable and programmable flash memory
organized as 8,388,608 words × 8 bits or as 4,194,304 words × 16 bits. The TC58FVT641/B641 features commands
for Read, Program and Erase operations to allow easy interfacing with microprocessors. The commands are based
on the JEDEC standard. The Program and Erase operations are automatically executed in the chip. The
TC58FVT641/B641 also features a Simultaneous Read/Write operation so that data can be read during a Write or
Erase operation.
FEATURES
•
•
•
•
Power supply voltage
VDD = 2.7 V~3.6 V
Operating temperature
Ta = −40°C~85°C
Organization
8M × 8 bits / 4M × 16 bits
Functions
Simultaneous Read/Write
Auto Program, Auto Erase
Fast Program Mode / Acceleration Mode
Program Suspend/Resume
Erase Suspend/Resume
data polling / Toggle bit
block protection, boot block protection
Automatic Sleep, support for hidden ROM area
common flash memory interface (CFI)
Byte/Word Modes
•
•
•
•
•
Block erase architecture
8 × 8 Kbytes / 127 × 64 Kbytes
Boot block architecture
TC58FVT641FT/XB: top boot block
TC58FVB641FT/XB: bottom boot block
Mode control
Compatible with JEDEC standard commands
Erase/Program cycles
105 cycles typ.
Access time
70 ns
•
•
(CL: 30 pF)
100 ns (CL: 100 pF)
Power consumption
10 µA (Standby)
30 mA (Read operation)
15 mA (Program/Erase operations)
Package
TC58FVT641/B641FT:
TSOPI48-P-1220-0.50 (weight: 0.52 g)
TC58FVT641/B641XB:
P-TFBGA63-0911-0.80AZ (Weight: 0.170 g)
000707EBA1
• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the
buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and
to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or
damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the
most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the “Handling
Guide for Semiconductor Devices,” or “TOSHIBA Semiconductor Reliability Handbook” etc..
• The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal
equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are
neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or
failure of which may cause loss of human life or bodily injury (“Unintended Usage”). Unintended Usage include atomic energy
control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control
instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document
shall be made at the customer’s own risk.
• The products described in this document are subject to the foreign exchange and foreign trade laws.
• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by
TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its
use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or
others.
• The information contained herein is subject to change without notice.
2002-10-24
1/53
TC58FVT641/B641FT/XB-70,-10
PIN ASSIGNMENT (TOP VIEW)
…TC58FVT641/B641FT
A15
A14
A13
A12
A11
A10
A9
A8
A19
A20
WE
RESET
A21
WP/ACC
RY/BY
A18
A17
A7
A6
A5
A4
A3
A2
A1
PIN NAMES
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
A16
BYTE
VSS
DQ15/A-1
DQ7
DQ14
DQ6
DQ13
DQ5
DQ12
DQ4
VDD
DQ11
DQ3
DQ10
DQ2
DQ9
DQ1
DQ8
DQ0
OE
VSS
CE
A0
A-1, A0~A21
Address Input
DQ0~DQ15
Data Input/Output
CE
Chip Enable Input
Output Enable Input
OE
BYTE
Word/Byte Select Input
WE
Write Enable Input
RY/BY
Ready/Busy Output
RESET
Hardware Reset Input
WP/ACC
Write Protect /
Program Acceleration Input
VDD
Power Supply
VSS
Ground
…TC58FVT641/B641XB
1
2
A
NC
NC
B
NC
3
4
5
6
7
8
NC
NC
NC
NC
C
A3
A7
RY/BY
WE
A9
A13
D
A4
A17
WP/ACC
RESET
A8
A12
E
A2
A6
A18
A21
A10
A14
F
A1
A5
A20
A19
A11
A15
G
A0
DQ0
DQ2
DQ5
DQ7
A16
H
CΕ
DQ8
DQ10
DQ12
DQ14
BYTE
J
OE
DQ9
DQ11
VDD
DQ13
DQ15
K
VSS
DQ1
DQ3
DQ4
DQ6
VSS
L
NC
NC
NC
NC
M
NC
NC
NC
NC
2002-10-24
2/53
TC58FVT641/B641FT/XB-70,-10
BLOCK DIAGRAM
VDD
VSS
RY/BY
DQ0
RY/BY Buffer
DQ15
I/O Buffer
WP/ACC
WE
Control Circuit
BYTE
Data Latch
RESET
CE
Command Register
OE
Memory Cell
Array
Memory Cell
Array
Memory Cell
Array
Bank 0
Bank 15
Bank 16
Address Latch
A21
Address Buffer
A0
A-1
2002-10-24
3/53
TC58FVT641/B641FT/XB-70,-10
MODE SELECTION
BYTE MODE WORD MODE
MODE
(1)
CE
OE
WE
A9
A6
A1
A0
RESET
WP/ACC
Read
L
L
H
A9
A6
A1
A0
H
*
DOUT
DOUT
ID Read (Manufacturer Code)
L
L
H
VID
L
L
L
H
*
Code
Code
ID Read (Device Code)
L
L
H
VID
L
L
H
H
*
Code
Code
Standby
H
*
*
*
*
*
*
H
*
High-Z
High-Z
Output Disable
*
H
H
*
*
*
*
*
*
High-Z
High-Z
A9
A6
A1
A0
H
*
DIN
DIN
VID
L
H
L
H
*
*
*
(2)
DQ0~DQ7
DQ0~DQ15
Write
L
H
Block Protect 1
L
VID
Verify Block Protect
L
L
H
VID
L
H
L
H
*
Code
Code
Temporary Block Unprotect
*
*
*
*
*
*
*
VID
*
*
*
Hardware Reset / Standby
*
*
*
*
*
*
*
L
*
High-Z
High-Z
Boot Block Protect
*
*
*
*
*
*
*
*
L
*
*
(2)
Notes: * = VIH or VIL, L = VIL, H = VIH
(1) DQ8~DQ14 are High-Z and DQ15/A-1 is Address Input in Byte Mode.
Addresses are A21~A0 in Word Mode ( BYTE = VIH), A21~A-1 in Byte Mode ( BYTE = VIL).
(2) Pulse input
ID CODE TABLE
CODE TYPE
(1)
A21~A12
A6
A1
A0
*
L
L
L
0098H
TC58FVT641
*
L
L
H
0093H
TC58FVB641
*
L
L
H
0095H
L
H
L
Data
Manufacturer Code
CODE (HEX)
Device Code
Verify Block Protect
BA
(2)
(3)
Notes: * = VIH or VIL, L = VIL, H = VIH
(1) DQ8~DQ14 are High-Z and DQ15/A-1 is Address Input in Byte Mode.
(2) BA: Block Address
(3) 0001H - Protected Block
0000H - Unprotected Block
2002-10-24
4/53
TC58FVT641/B641FT/XB-70,-10
COMMAND SEQUENCES
BUS
FIRST BUS
SECOND BUS
THIRD BUS
FOURTH BUS
FIFTH BUS
SIXTH BUS
COMMAND
WRITE
WRITE CYCLE
WRITE CYCLE
WRITE CYCLE
WRITE CYCLE
WRITE CYCLE
WRITE CYCLE
SEQUENCE
CYCLES
Data
Addr.
Addr.
Addr.
F0H
RA
90H
IA
A0H
PA
REQ’D
Read/Reset
Read/Reset
1
Word
Data
XXXH
F0H
555H
2AAH
AAAH
555H
Word
555H
2AAH
3
AAH
AAAH
555H
Word
555H
2AAH
4
Byte
AAAH
1
BK
Program Resume
1
BK
Auto Chip
Word
Erase
Byte
Auto Block
Word
Erase
Byte
6
(3)
(3)
555H
6
555H
(3)
BK
Block Erase Resume
1
BK
Block Protect 2
4
XXXH
Word
(3)
AAH
2AAH
AAH
2AAH
BPA
(9)
Fast Program
2AAH
Set
Byte
Word
Mode Entry
Byte
Hidden ROM
Word
Program
Byte
Hidden ROM
Word
Erase
Byte
Hidden ROM
Word
Mode Exit
Byte
Query
3
4
555H
A0H
90H
AAH
555H
6
555H
AAH
555H
AAH
(3)
(3)
(4)
ID
(5)
555H
(6)
PD
(7)
555H
80H
555H
555H
AAH
AAAH
80H
AAAH
555H
2AAH
55H
555H
AAH
AAAH
2AAH
555H
10H
AAAH
55H
BA
55H
BA
(8)
30H
555H
60H
PA
(6)
XXXH
2AAH
2AAH
2AAH
AAH
2AAH
XXXH
BK
(3)
(3)
BPA
90H
BPA
(9)
(10)
BPD
+
555H
BK
40H
+
(9)
(10)
BPD
AAAH
55H
555H
20H
AAAH
PD
F0H
(7)
(13)
55H
555H
88H
AAAH
55H
555H
A0H
PA
(6)
PD
(7)
AAAH
55H
555H
80H
AAAH
55H
555H
555H
555H
AAH
AAAH
90H
XXXH
2AAH
(8)
30H
555H
00H
AAAH
+
55H
BK
55H
555H
AAAH
BK
+
AAAH
555H
AAAH
4
55H
555H
AAAH
2
Byte
XXXH
(3)
AAAH
555H
AAAH
Word
Command
AAH
AAAH
2
55H
55H
555H
Hidden ROM
+
AAAH
2AAH
Word
Fast Program Reset
(2)
30H
60H
AAH
XXXH
RD
Data
B0H
555H
2
(3)
555H
BK
555H
AAAH
Fast Program
BK
555H
Byte
3
(1)
Data
30H
555H
3
555H
Data
AAAH
555H
AAAH
1
55H
Addr.
B0H
AAAH
Block Erase Suspend
Protect
AAH
Data
55H
Byte
Program Suspend
Verify Block
AAH
Addr.
Byte
ID Read
Auto-Program
3
Addr.
+
98H
CA
(11)
CD
(12)
AAH
Notes: The system should generate the following address patterns:
Word Mode: 555H or 2AAH on address pins A10~A0
Byte Mode: AAAH or 555H on address pins A10~A-1
DQ8~DQ15 are ignored in Word Mode.
(1) RA: Read Address
(2) RD: Read Data
(3) BK: Bank Address = A21~A15
(4) IA: Bank Address and ID Read Address (A6, A1, A0)
Bank Address = A21~A15
Manufacturer Code = (0, 0, 0)
Device Code = (0, 0, 1)
(5) ID: ID Data
(6) PA: Program Address
(7) PD: Program Data
(8) BA: Block Address = A21~A12
(9) BPA: Block Address and ID Read Address (A6, A1, A0)
Block Address = A21~A12
ID Read Address = (0, 1, 0)
(10) BPD: Verify Data
(11) CA: CFI Address
(12) CD: CFI Data
(13) F0H: 00H is valid too
2002-10-24
5/53
TC58FVT641/B641FT/XB-70,-10
SIMULTANEOUS READ/WRITE OPERATION
The TC58FVT641/B641 features a Simultaneous Read/Write operation. The Simultaneous Read/Write operation
enables the device to simultaneously write data to or erase data from a bank while reading data from another bank.
The TC58FVT641/B641 has a total of seventeen banks: 1 bank of 0.5 Mbits, 1 bank of 3.5 Mbits and 15 banks of 4
Mbits. Banks can be switched between using the bank addresses (A21~A15). For a description of bank blocks and
addresses, please refer to the Block Address Table and Block Size Table.
The Simultaneous Read/Write operation cannot perform multiple operations within a single bank. The table
below shows the operation modes in which simultaneous operation can be performed.
Note that during Auto-Program execution or Auto Block Erase operation, the Simultaneous Read/Write operation
cannot read data from addresses in the same bank which have not been selected for operation. Data from these
addresses can be read using the Program Suspend or Erase Suspend function, however.
SIMULTANEOUS READ/WRITE OPERATION
STATUS OF BANK ON WHICH OPERATION IS BEING
PERFORMED
STATUS OF OTHER BANKS
Read Mode
(1)
ID Read Mode
Auto-Program Mode
(2)
Fast Program Mode
Program Suspend Mode
Read Mode
Auto Block Erase Mode
(3)
Auto Multiple Block Erase Mode
Erase Suspend Mode
Program Suspend during Erase Suspend
CFI Mode
(1) Only Command Mode is valid.
(2) Including times when Acceleration Mode is in use.
(3) If the selected blocks are spread across all nine banks, simultaneous operation cannot be carried out.
OPERATION MODES
In addition to the Read, Write and Erase Modes, the TC58FVT641/B641 features many functions including block
protection and data polling. When incorporating the device into a deign, please refer to the timing charts and
flowcharts in combination with the description below.
READ MODE
To read data from the memory cell array, set the device to Read Mode. In Read Mode the device can perform
high-speed random access as asynchronous ROM.
The device is automatically set to Read Mode immediately after power-on or on completion of automatic
operation. A software reset releases ID Read Mode and the lock state which the device enters if automatic
operation ends abnormally, and sets the device to Read Mode. A hardware reset terminates operation of the
device and resets it to Read Mode. When reading data without changing the address immediately after
power-on, either input a hardware Reset or change CE from H to L.
2002-10-24
6/53
TC58FVT641/B641FT/XB-70,-10
ID Read Mode
ID Read Mode is used to read the device maker code and device code. The mode is useful in that it allows
EPROM programmers to identify the device type automatically.
ID read can be executed in two ways, as follows:
(1) Applying VID to A9
This method is used mainly by EPROM programmers. Applying VID to A9 sets the device to ID Read
Mode, outputting the maker code from address 00H and the device code from address 01H. Releasing VID
from A9 returns the device to Read Mode. With this method all banks are set to ID Read Mode; thus,
simultaneous operation cannot be performed.
(2) Input command sequence
With this method simultaneous operation can be performed. Inputting an ID Read command sets the
specified bank to ID Read Mode. Banks are specified by inputting the bank address (BK) in the third Bus
Write cycle of the Command cycle. To read an ID code, the bank address as well as the ID read address must
be specified. The maker code is output from address BK + 00; the device code is output from address BK +
01. From other banks data are output from the memory cells. Inputting a Reset command releases ID Read
Mode and returns the device to Read Mode.
Access time in ID Read Mode is the same as that in Read Mode. For a list of the codes, please refer to the
ID Code Table.
Standby Mode
There are two ways to put the device into Standby Mode.
(1) Control using CE and RESET
With the device in Read Mode, input VDD ± 0.3 V to CE and RESET . The device will enter Standby
Mode and the current will be reduced to the standby current (IDDS1). However, if the device is in the
process of performing simultaneous operation, the device will not enter Standby Mode but will instead
cause the operating current to flow.
(2) Control using RESET only
With the device in Read Mode, input VSS ± 0.3 V to RESET . The device will enter Standby Mode and the
current will be reduced to the standby current (IDDS1). Even if the device is in the process of performing
simultaneous operation, this method will terminate the current operation and set the device to Standby
Mode. This is a hardware reset and is described later.
In Standby Mode DQ is put in High-Impedance state.
Auto-Sleep Mode
This function suppresses power dissipation during reading. If the address input does not change for 150 ns,
the device will automatically enter Sleep Mode and the current will be reduced to the standby current (IDDS2).
However, if the device is in the process of performing simultaneous operation, the device will not enter Standby
Mode but will instead cause the operating current to flow. Because the output data is latched, data is output in
Sleep Mode. When the address is changed, Sleep Mode is automatically released, and data from the new
address is output.
Output Disable Mode
Inputting VIH to OE disables output from the device and sets DQ to High-Impedance.
2002-10-24
7/53
TC58FVT641/B641FT/XB-70,-10
Command Write
The TC58FVT641/B641 uses the standard JEDEC control commands for a single-power supply E2PROM. A
Command Write is executed by inputting the address and data into the Command Register. The command is
written by inputting a pulse to WE with CE = VIL and OE = VIH ( WE control). The command can also be
written by inputting a pulse to CE with WE = VIL ( CE control). The address is latched on the falling edge of
either WE or CE . The data is latched on the rising edge of either WE or CE . DQ0~DQ7 are valid for data
input and DQ8~DQ15 are ignored.
To abort input of the command sequence use the Reset command. The device will reset the Command Register
and enter Read Mode. If an undefined command is input, the Command Register will be reset and the device
will enter Read Mode.
Software Reset
Apply a software reset by inputting a Read/Reset command. A software reset returns the device from ID Read
Mode or CFI Mode to Read Mode, releases the lock state if automatic operation has ended abnormally, and
clears the Command Register.
Hardware Reset
A hardware reset initializes the device and sets it to Read Mode. When a pulse is input to RESET for tRP,
the device abandons the operation which is in progress and enters Read Mode after tREADY. Note that if a
hardware reset is applied during data overwriting, such as a Write or Erase operation, data at the address or
block being written to at the time of the reset will become undefined.
After a hardware reset the device enters Read Mode if RESET = VIH or Standby Mode if RESET = VIL.
The DQ pins are High-Impedance when RESET = VIL. After the device has entered Read Mode, Read
operations and input of any command are allowed.
Comparison between Software Reset and Hardware Reset
ACTION
SOFTWARE RESET
HARDWARE RESET
Releases ID Read Mode or CFI Mode.
True
True
Clears the Command Register.
True
True
Releases the lock state if automatic operation has ended abnormally.
True
True
Stops any automatic operation which is in progress.
False
True
Stops any operation other than the above and returns the device to
Read Mode.
False
True
BYTE/Word Mode
BYTE is used select Word Mode (16 bits) or Byte Mode (8 bits) for the TC58FVT641/B641. If VIH is input to
BYTE , the device will operate in Word Mode. Read data or write commands using DQ0~DQ15. When VIL is
input to BYTE , read data or write commands using DQ0~DQ7. DQ15/A-1 is used as the lowest address.
DQ8~DQ14 will become High-Impedance.
2002-10-24
8/53
TC58FVT641/B641FT/XB-70,-10
Auto-Program Mode
The TC58FVT641/B641 can be programmed in either byte or word units. Auto-Program Mode is set using the
Program command. The program address is latched on the falling edge of the WE signal and data is latched
on the rising edge of the fourth Bus Write cycle (with WE control). Auto programming starts on the rising edge
of the WE signal in the fourth Bus Write cycle. The Program and Program Verify commands are automatically
executed by the chip. The device status during programming is indicated by the Hardware Sequence flag. To
read the Hardware Sequence flag, specify the address to which the Write is being performed.
During Auto Program execution, a command sequence for the bank on which execution is being performed
cannot be accepted. To terminate execution, use a hardware reset. Note that if the Auto-Program operation is
terminated in this manner, the data written so far is invalid.
Any attempt to program a protected block is ignored. In this case the device enters Read Mode 3 µs after the
rising edge of the WE signal in the fourth Bus Write cycle.
If an Auto-Program operation fails, the device remains in the programming state and does not automatically
return to Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or
a hardware reset is required to return the device to Read Mode after a failure. If a programming operation fails,
the block which contains the address to which data could not be programmed should not be used.
The device allows 0s to be programmed into memory cells which contain a 1. 1s cannot be programmed into
cells which contain 0s. If this is attempted, execution of Auto Program will fail. This is a user error, not a device
error. A cell containing 0 must be erased in order to set it to 1.
Fast Program Mode
Fast Program is a function which enables execution of the command sequence for the Auto Program to be
completed in two cycles. In this mode the first two cycles of the command sequence, which normally requires
four cycles, are omitted. Writing is performed in the remaining two cycles. To execute Fast Program, input the
Fast Program command. Write in this mode uses the Fast Program command but operation is the same at that
for ordinary Auto-Program. The status of the device is indicated by the Hardware Sequence flag and read
operations can be performed as usual. To exit this mode, the Fast Program Reset command must be input.
When the command is input, the device will return to Read Mode.
Acceleration Mode
The TC58FVT641/B641 features Acceleration Mode which allows write time to be reduced. Applying VACC to
WP or ACC automatically sets the device to Acceleration Mode. In Acceleration Mode, Block Protect Mode
changes to Temporary Block Unprotect Mode. Write Mode changes to Fast Program Mode. Modes are switched
by the WP/ACC signal; thus, there is no need for a Temporary Block Unprotect operation or to set or reset Fast
Program Mode. Operation of Write is the same as in Auto-Program Mode. Removing VACC from WP/ACC
terminates Acceleration Mode.
2002-10-24
9/53
TC58FVT641/B641FT/XB-70,-10
Program Suspend/Resume Mode
Program Suspend is used to enable Data Read by suspending the Write operation. The device accepts a
Program Suspend command in Write Mode (including Write operations performed during Erase Suspend) but
ignores the command in other modes. When the command is input, the address of the bank on which Write is
being performed must be specified. After input of the command, the device will enter Program Suspend Read
Mode after tSUSP.
During Program Suspend, Cell Data Read, ID Read and CFI Data Read can be performed. When Data Write
is suspended, the address to which Write was being performed becomes undefined. ID Read and CFI Data Read
are the same as usual.
After completion of Program Suspend input a Program Resume command to return to Write Mode. When
inputting the command, specify the address of the bank on which Write is being performed. If the ID Read or
CFI Data Read functions is being used, abort the function before inputting the Resume command. On receiving
the Resume command, the device returns to Write Mode and resumes outputting the Hardware Sequence flag
for the bank to which data is being written.
Program Suspend can be run in Fast Program Mode or Acceleration Mode. However, note that when running
Program Suspend in Acceleration Mode, VACC must not be released.
Auto Chip Erase Mode
The Auto Chip Erase Mode is set using the Chip Erase command. An Auto Chip Erase operation starts on the
rising edge of WE in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and
verified as erased by the chip. The device status is indicated by the Hardware Sequence flag.
Command input is ignored during an Auto Chip Erase. A hardware reset can interrupt an Auto Chip Erase
operation. If an Auto Chip Erase operation is interrupted, it cannot be completed correctly. Hence an additional
Erase operation must be performed.
Any attempt to erase a protected block is ignored. If all blocks are protected, the Auto Erase operation will not
be executed and the device will enter Read mode 100 µs after the rising edge of the WE signal in the sixth bus
cycle.
If an Auto Chip Erase operation fails, the device will remain in the erasing state and will not return to Read
Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware
reset is required to return the device to Read Mode after a failure.
In this case it cannot be ascertained which block the failure occurred in. Either abandon use of the device
altogether, or perform a Block Erase on each block, identify the failed block, and stop using it. The host
processor must take measures to prevent subsequent use of the failed block.
2002-10-24
10/53
TC58FVT641/B641FT/XB-70,-10
Auto Block Erase / Auto Multi-Block Erase Modes
The Auto Block Erase Mode and Auto Multi-Block Erase Mode are set using the Block Erase command. The
block address is latched on the falling edge of the WE signal in the sixth bus cycle. The block erase starts as
soon as the Erase Hold Time (tBEH) has elapsed after the rising edge of the WE signal. When multiple blocks
are erased, the sixth Bus Write cycle is repeated with each block address and Auto Block Erase command being
input within the Erase Hold Time (this constitutes an Auto Multi-Block Erase operation). If a command other
than an Auto Block Erase command or Erase Suspend command is input during the Erase Hold Time, the
device will reset the Command Register and enter Read Mode. The Erase Hold Time restarts on each successive
rising edge of WE . Once operation starts, all memory cells in the selected block are automatically
preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the setting of
the Hardware Sequence flag. When the Hardware Sequence flag is read, the addresses of the blocks on which
auto-erase operation is being performed must be specified. If the selected blocks are spread across all nine
banks, simultaneous operation cannot be carried out.
All commands (except Erase Suspend) are ignored during an Auto Block Erase or Auto Multi-Block Erase
operation. Either operation can be aborted using a Hardware Reset. If an auto-erase operation is interrupted, it
cannot be completed correctly; therefore, a further erase operation is necessary to complete the erasing.
Any attempt to erase a protected block is ignored. If all the selected blocks are protected, the auto-erase
operation is not executed and the device returns to Read Mode 100 µs after the rising edge of the WE signal in
the last bus cycle.
If an auto-erase operation fails, the device remains in Erasing state and does not return to Read Mode. The
device status is indicated by the Hardware Sequence flag. After a failure either a Reset command or a Hardware
Reset is required to return the device to Read Mode. If multiple blocks are selected, it will not be possible to
ascertain the block in which the failure occurred. In this case either abandon use of the device altogether, or
perform a Block Erase on each block, identify the failed block, and stop using it. The host processor must take
measures to prevent subsequent use of the failed block.
Erase Suspend / Erase Resume Modes
Erase Suspend Mode suspends Auto Block Erase and reads data from or writes data to an unselected block.
The Erase Suspend command is allowed during an auto block erase operation but is ignored in all other
oreration modes. When the command is input, the address of the bank on which Erase is being performed must
be specified.
In Erase Suspend Mode only a Read, Program or Resume command can be accepted. If an Erase Suspend
command is input during an Auto Block Erase, the device will enter Erase Suspend Read Mode after tSUSE. The
device status (Erase Suspend Read Mode) can be verified by checking the Hardware Sequence flag. If data is
read consecutively from the block selected for Auto Block Erase, the DQ2 output will toggle and the DQ6 output
will stop toggling and RY/ BY will be set to High-Impedance.
Inputting a Write command during an Erase Suspend enables a Write to be performed to a block which has
not been selected for the Auto Block Erase. Data is written in the usual manner.
To resume the Auto Block Erase, input an Erase Resume command. On input of the command, the address of
the bank on which the Write was being performed must be specified. On receiving an Erase Resume command,
the device returns to the state it was in when the Erase Suspend command was input. If an Erase Suspend
command is input during the Erase Hold Time, the device will return to the state it was in at the start of the
Erase Hold Time. At this time more blocks can be specified for erasing. If an Erase Resume command is input
during an Auto Block Erase, Erase resumes. At this time toggle output of DQ6 resumes and 0 is output on
RY/ BY .
2002-10-24
11/53
TC58FVT641/B641FT/XB-70,-10
BLOCK PROTECTION
Block Protection is a function for disabling writing and erasing specific blocks. Block protection can be carried
out in two ways: by supplying a high voltage (VID) to the device (see Block protection 1) or by supplying a high
voltage and a command sequence (see Block protection 2).
(1) Block protection 1
Specify a device block address and make the following signal settings A9 = OE = VID, A1 = VIH and CE
= A0 = A6 = VIL. Now when a pulse is input to WE for tPPLH, the device will start to write to the block
protection circuit. Block protection can be verified using the Verify Block Protect command. Inputting VIL
on OE sets the device to Verify Mode. 01H is output if the block is protected and 00H is output if the block
is unprotected. If block protection was unsuccessful, the operation must be repeated. Releasing VID from A9
and OE terminates this mode.
(2) Block protection 2
Applying VID to RESET and inputting the Block Protect 2 command also performs block protection. The
first cycle of the command sequence is the Set-up command. In the second cycle, the Block Protect command
is input, in which a block address and A1 = VIH and A0 = A6 = VIL are input. Now the device writes to the
block protection circuit. There is a wait of tPPLH until this write is completed; however, no intervention is
necessary during this time. In the third cycle the Verify Block Protect command is input. This command
verifies the write to the block protection circuit. Read is performed in the fourth cycle. If the protection
operation is complete, 01H is output. If a value other than 01H is output, block protection is not complete
and the Block Protect command must be input again. Removing the VID input from RESET exits this
mode.
Temporary Block Unprotection
The TC58FVT641/B641 has a temporary block unprotection feature which disables block protection for all
protected blocks. Unprotection is enabled by applying VID to the RESET pin. Now Write and Erase operations
can be performed on all blocks except the boot blocks which have been protected by the Boot Block Protect
operation. The device returns to its previous state when VID is removed from the RESET pin. That is,
previously protected blocks will be protected again.
Verify Block Protect
The Verify Block Protect command is used to ascertain whether a block is protected or unprotected.
Verification is performed either by inputting the Verify Block Protect command or by applying VID to the A9 pin,
as for ID Read Mode, and setting the block address = A0 = A6 = VIL and A1 = VIH. If the block is protected, 01H
is output. If the block is unprotected, 00H is output.
Boot Block Protection
Boot block protection temporarily protects certain boot blocks using a method different from ordinary block
protection. Neither VID nor a command sequence is required. Protection is performed simply by inputting VIL
on WP/ACC . The target blocks are the two pairs of boot blocks. The top boot blocks are BA133 and BA134; the
bottom boot blocks are BA0 and BA1. Inputting VIH on WP/ACC releases the mode. From now on, if it is
necessary to protect these blocks, the ordinary Block Protection Mode must be used.
2002-10-24
12/53
TC58FVT641/B641FT/XB-70,-10
Hidden ROM Area
The TC58FVT641/B641 features a 64-Kbyte hidden ROM area which is separate from the memory cells. The
area consists of one block. Data Read, Write and Protect can be performed on this block. Because Protect cannot
be released, once the block is protected, data in the block cannot be overwritten.
The hidden ROM area is located in the address space indicated in the HIDDEN ROM AREA ADDRESS
TABLE. To access the Hidden ROM area, input a Hidden ROM Mode Entry command. The device now enters
Hidden ROM Mode, allowing Read, Write, Erase and Block Protect to be executed. Write and Erase operations
are the same as auto operations except that the device is in Hidden ROM Mode. However, regarding write
operation, Accelaration mode can not be performed during Hidden ROM Mode. To protect the hidden ROM area,
use the block protection function. The operation of Block Protect here is the same as a normal Block Protect
except that VIH rather than VID is input to RESET . Once the block has been protected, protection cannot be
released, even using the temporary block unprotection function. Use Block Protect carefully. Note that in
Hidden ROM Mode, simultaneous operation cannot be performed. Therefore, do not attempt to access areas
other than the hidden ROM area.
To exit Hidden ROM Mode, use the Hidden ROM Mode Exit command. This will return the device to Read
Mode.
HIDDEN ROM AREA ADDRESS TABLE
TYPE
BOOT BLOCK
ARCHITECTURE
BYTE MODE
WORD MODE
ADDRESS RANGE
SIZE
ADDRESS RANGE
SIZE
TC58FVT641
TOP BOOT BLOCK
7F0000H~7FFFFFH
64 Kbytes
3F8000H~3FFFFFH
32 Kwords
TC58FVB641
BOTTOM BOOT BLOCK
000000H~00FFFFH
64 Kbytes
000000H~007FFFH
32 Kwords
2002-10-24
13/53
TC58FVT641/B641FT/XB-70,-10
COMMON FLASH MEMORY INTERFACE (CFI)
The TC58FVT641/B641 conforms to the CFI specifications. To read information from the device, input the
Query command followed by the address. In Word Mode DQ8~DQ15 all output 0s. To exit this mode, input the
Reset command.
CFI CODE TABLE
ADDRESS A6~A0
DATA DQ15~DQ0
DESCRIPTION
10H
11H
12H
0051H
0052H
0059H
ASCII string “QRY”
13H
14H
0002H
0000H
Primary OEM command set
2: AMD/FJ standard type
15H
16H
0040H
0000H
Address for primary extended table
17H
18H
0000H
0000H
Alternate OEM command set
0: none exists
19H
1AH
0000H
0000H
Address for alternate OEM extended table
1BH
0027H
VDD (min) (Write/Erase)
DQ7~DQ4: 1 V
DQ3~DQ0: 100 mV
1CH
0036H
VDD (max) (Write/Erase)
DQ7~DQ4: 1 V
DQ3~DQ0: 100 mV
1DH
0000H
VPP (min) voltage
1EH
0000H
VPP (max) voltage
1FH
0004H
Typical time-out per single byte/word write (2 µs)
20H
0000H
Typical time-out for minimum size buffer write (2 µs)
21H
000AH
Typical time-out per individual block erase (2 ms)
22H
0000H
Typical time-out for full chip erase (2 ms)
23H
0005H
Maximum time-out for byte/word write (2 times typical)
24H
0000H
Maximum time-out for buffer write (2 times typical)
25H
0004H
Maximum time-out per individual block erase (2 times typical)
26H
0000H
Maximum time-out for full chip erase (2 times typical)
27H
0017H
Device Size (2 byte)
28H
29H
0002H
0000H
Flash device interface description
2: ×8/×16
2AH
2BH
0000H
0000H
Maximum number of bytes in multi-byte write (2 )
N
N
N
N
N
N
N
N
N
N
2002-10-24
14/53
TC58FVT641/B641FT/XB-70,-10
ADDRESS A6~A0
DATA DQ15~DQ0
DESCRIPTION
2CH
0002H
Number of erase block regions within device
2DH
2EH
2FH
30H
0007H
0000H
0020H
0000H
Erase Block Region 1 information
Bits 0~15: y = block number
Bits 16~31: z = block size
(z × 256 bytes)
31H
32H
33H
34H
007EH
0000H
0000H
0001H
Erase Block Region 2 information
40H
41H
42H
0050H
0052H
0049H
ASCII string “PRI”
43H
0031H
Major version number, ASCII
44H
0031H
Minor version number, ASCII
45H
0000H
Address-Sensitive Unlock
0: Required
1: Not required
46H
0002H
Erase Suspend
0: Not supported
1: For Read-only
2: For Read & Write
47H
0001H
Block Protect
0: Not supported
X: Number of blocks per group
48H
0001H
Block Temporary Unprotect
0: Not supported
1: Supported
49H
0004H
Block Protect/Unprotect scheme
4AH
0001H
Simultaneous operation
0: Not supported
1: Supported
4BH
0000H
Burst Mode
0: Not supported
4CH
0000H
Page Mode
0: Not supported
4DH
0085H
VACC (min) voltage
DQ7~DQ4: 1 V
DQ3~DQ0: 100 mV
4EH
0095H
VACC (max) voltage
DQ7~DQ4: 1 V
DQ3~DQ0: 100 mV
4FH
000XH
Top/Bottom Boot Block Flag
2: TC58FVB641
3: TC58FVT641
50H
0001H
Program Suspend
0: Not supported
1: Supported
2002-10-24
15/53
TC58FVT641/B641FT/XB-70,-10
HARDWARE SEQUENCE FLAGS
The TC58FVT641/B641 has a Hardware Sequence flag which allows the device status to be determined during an
auto mode operation. The output data is read out using the same timing as that used when CE = OE = VIL in
Read Mode. The RY/ BY output can be either High or Low.
The device re-enters Read Mode automatically after an auto mode operation has been completed successfully. The
Hardware Sequence flag is read to determine the device status and the result of the operation is verified by
comparing the read-out data with the original data.
STATUS
DQ7
DQ6
DQ5
DQ3
DQ2
RY/BY
DQ 7
Toggle
0
0
1
0
Data
Data
Data
Data
Data
High-Z
0
Toggle
0
0
Toggle
0
0
Toggle
0
0
1
0
Selected
0
Toggle
0
1
Toggle
0
Not-selected
0
Toggle
0
1
1
0
Selected
1
1
0
0
Toggle
High-Z
Not-selected
Data
Data
Data
Data
Data
High-Z
Selected
DQ 7
Toggle
0
0
Toggle
0
Not-selected
DQ 7
Toggle
0
0
1
0
DQ 7
Toggle
1
0
1
0
0
Toggle
1
1
NA
0
DQ 7
Toggle
1
0
NA
0
Auto Programming
(1)
Read in Program Suspend
(2)
Selected
Erase Hold Time
(3)
Not-selected
In Auto
Erase
In Progress
Auto Erase
Read
In Erase
Suspend
Programming
Auto Programming
Time Limit
Exceeded
Auto Erase
Programming in Erase Suspend
Notes:DQ outputs cell data and RY/BY goes High-Impedence when the operation has been completed.
DQ0 and DQ1 pins are reserved for future use.
0 is output on DQ0, DQ1 and DQ4.
(1) Data output from an address to which Write is being performed is undefined.
(2) Output when the block address selected for Auto Block Erase is specified and data is read from there.
During Auto Chip Erase, all blocks are selected.
(3) Output when a block address not selected for Auto Block Erase of same bank as selected block is specified and data is
read from there.
DQ7 ( DATA polling)
During an Auto-Program or auto-erase operation, the device status can be determined using the data polling
function. DATA polling begins on the rising edge of WE in the last bus cycle. In an Auto-Program operation,
DQ7 outputs inverted data during the programming operation and outputs actual data after programming has
finished. In an auto-erase operation, DQ7 outputs 0 during the Erase operation and outputs 1 when the Erase
operation has finished. If an Auto-Program or auto-erase operation fails, DQ7 simply outputs the data.
When the operation has finished, the address latch is reset. Data polling is asynchronous with the OE
signal.
2002-10-24
16/53
TC58FVT641/B641FT/XB-70,-10
DQ6 (Toggle bit 1)
The device status can be determined by the Toggle Bit function during an Auto-Program or auto-erase
operation. The Toggle bit begins toggling on the rising edge of WE in the last bus cycle. DQ6 alternately
outputs a 0 or a 1 for each OE access while CE = VIL while the device is busy. When the internal operation
has been completed, toggling stops and valid memory cell data can be read by subsequent reading. If the
operation fails, the DQ6 output toggles.
If an attempt is made to execute an Auto Program operation on a protected block, DQ6 will toggle for around
3 µs. It will then stop toggling. If an attempt is made to execute an auto erase operation on a protected block,
DQ6 will toggle for around 100 µs. It will then stop toggling. After toggling has stopped the device will return to
Read Mode.
DQ5 (internal time-out)
If the internal timer times out during a Program or Erase operation, DQ5 outputs a 1. This indicates that the
operation has not been completed within the allotted time.
Any attempt to program a 1 into a cell containing a 0 will fail (see Auto-Program Mode). In this case DQ5
outputs a 1. Either a hardware reset or a software Reset command is required to return the device to Read
Mode.
DQ3 (Block Erase timer)
The Block Erase operation starts 50 µs (the Erase Hold Time) after the rising edge of WE in the last
command cycle. DQ3 outputs a 0 for the duration of the Block Erase Hold Time and a 1 when the Block Erase
operation starts. Additional Block Erase commands can only be accepted during the Block Erase Hold Time.
Each Block Erase command input within the hold time resets the timer, allowing additional blocks to be marked
for erasing. DQ3 outputs a 1 if the Program or Erase operation fails.
DQ2 (Toggle bit 2)
DQ2 is used to indicate which blocks have been selected for Auto Block Erase or to indicate whether the
device is in Erase Suspend Mode.
If data is read continuously from the selected block during an Auto Block Erase, the DQ2 output will toggle.
Now 1 will be output from non-selected blocks; thus, the selected block can be ascertained. If data is read
continuously from the block selected for Auto Block Erase while the device is in Erase Suspend Mode, the DQ2
output will toggle. Because the DQ6 output is not toggling, it can be determined that the device is in Erase
Suspend Mode. If data is read from the address to which data is being written during Erase Suspend in
Programming Mode, DQ2 will output a 1.
RY/BY (READY/ BUSY )
TC58FVT641/B641 has a RY/ BY signal to indicate the device status to the host processor. A 0 (Busy state)
indicates that an Auto-Program or auto-erase operation is in progress. A 1 (Ready state) indicates that the
operation has finished and that the device can now accept a new command. RY/ BY outputs a 0 when an
operation has failed.
RY/ BY outputs a 0 after the rising edge of WE in the last command cycle.
During an Auto Block Erase operation, commands other than Erase Suspend are ignored. RY/ BY outputs a
1 during an Erase Suspend operation. The output buffer for the RY/ BY pin is an open-drain type circuit,
allowing a wired-OR connection. A pull-up resistor must be inserted between VDD and the RY/ BY pin.
2002-10-24
17/53
TC58FVT641/B641FT/XB-70,-10
DATA PROTECTION
The TC58FVT641/B641 includes a function which guards against malfunction or data corruption.
Protection against Program/Erase Caused by Low Supply Voltage
To prevent malfunction at power-on or power-down, the device will not accept commands while VDD is below
VLKO. In this state, command input is ignored.
If VDD drops below VLKO during an Auto Operation, the device will terminate Auto-Program execution. In
this case, Auto operation is not executed again when VDD return to recommended VDD voltage Therefore,
command need to be input to execute Auto operation again.
When VDD > VLKO, make up countermeasure to be input accurately command in system side please.
Protection against Malfunction Caused by Glitches
To prevent malfunction during operation caused by noise from the system, the device will not accept pulses
shorter than 3 ns (Typ.) input on WE , CE or OE . However, if a glitch exceeding 3 ns (Typ.) occurs and the
glitch is input to the device malfunction may occur.
The device uses standard JEDEC commands. It is conceivable that, in extreme cases, system noise may be
misinterpreted as part of a command sequence input and that the device will acknowledge it. Then, even if a
proper command is input, the device may not operate. To avoid this possibility, clear the Command Register
before command input. In an environment prone to system noise, Toshiba recommend input of a software or
hardware reset before command input.
Protection against Malfunction at Power-on
To prevent damage to data caused by sudden noise at power-on, when power is turned on with WE = CE =
VIL the device does not latch the command on the first rising edge of WE or CE . Instead, the device
automatically Resets the Command Register and enters Read Mode.
2002-10-24
18/53
TC58FVT641/B641FT/XB-70,-10
ABSOLUTE MAXIMUM RATINGS
SYMBOL
PARAMETER
RANGE
UNIT
−0.6~4.6
V
VDD
VDD Supply Voltage
VIN
Input Voltage
−0.6~VDD + 0.5 (≤ 4.6)
V
VDQ
Input/Output Voltage
−0.6~VDD + 0.5 (≤ 4.6)
V
VIDH
Maximum Input Voltage for A9, OE and RESET
13.0
V
VACCH
Maximum Input Voltage for WP/ACC
10.5
V
PD
Power Dissipation
126
mW
Tsolder
Soldering Temperature (10s)
260
°C
Tstg
Storage Temperature
−55~150
°C
Topr
Operating Temperature
−40~85
°C
100
mA
IOSHORT
Output Short-Circuit Current
(1)
(1) Outputs should be shorted for no more than one second.
No more than one output should be shorted at a time.
CAPACITANCE (Ta = 25°C, f = 1 MHz)
TSOPI
SYMBOL
PARAMETER
CONDITION
MAX
UNIT
CIN
Input Pin Capacitance
VIN = 0 V
4
pF
COUT
Output Pin Capacitance
VOUT = 0 V
8
pF
CIN2
Control Pin Capacitance
VIN = 0 V
7
pF
MAX
UNIT
This parameter is periodically sampled and is not tested for every device.
TFBGA
SYMBOL
PARAMETER
CONDITION
CIN
Input Pin Capacitance
VIN = 0 V
4
pF
COUT
Output Pin Capacitance
VOUT = 0 V
8
pF
CIN2
Control Pin Capacitance
VIN = 0 V
7
pF
MIN
MAX
UNIT
2.7
3.6
This parameter is periodically sampled and is not tested for every device.
RECOMMENDED DC OPERATING CONDITIONS
SYMBOL
PARAMETER
VDD
VDD Supply Voltage
VIH
Input High-Level Voltage
VIL
Input Low-Level Voltage
0.7 × VDD
(1)
−0.3
VID
High-Level Voltage for A9, OE and RESET
VACC
High-Level Voltage for WP/ACC
Ta
Operating Temperature
(3)
(3)
(2)
VDD + 0.3
0.2 × VDD
11.4
12.6
8.5
9.5
−40
85
V
°C
(1) −2 V (pulse width of 20 ns max)
(2) +2 V (pulse width of 20 ns max)
(3) Do not apply VID/VACC when the supply voltage is not within the device’s recommended operating voltage range.
2002-10-24
19/53
TC58FVT641/B641FT/XB-70,-10
DC CHARACTERISTICS
SYMBOL
PARAMETER
CONDITION
MIN
MAX
ILI
Input Leakage Current
0 V ≤ VIN ≤ VDD

±1
ILO
Output Leakage Current
0 V ≤ VOUT ≤ VDD

±1
VOH
Output High Voltage
IOH = −0.1 mA
VDD − 0.4

IOH = −2.5 mA
0.85 × VDD

UNIT
µA
V
VOL
Output Low Voltage
IOL = 4.0 mA

0.4
IDDO1
VDD Average Read Current
VIN = VIH/VIL, IOUT = 0 mA
tCYCLE = tRC = 100 ns

30
IDDO2
VDD Average Program Current
VIN = VIH/VIL, IOUT = 0 mA

15
IDDO3
VDD Average Erase Current
VIN = VIH/VIL, IOUT = 0 mA

15
IDDO4
VDD Average
Read-While-Program Current
VIN = VIH/VIL, IOUT = 0 mA
tCYCLE = tRC = 100 ns

45
IDDO5
VDD Average Read-while-Erase
Current
VIN = VIH/VIL, IOUT = 0 mA
tCYCLE = tRC = 100 ns

45
IDDO6
VDD Average Program-whileErase-Suspend Current
VIN = VIH/VIL, IOUT = 0 mA

15
IDDS1
VDD Standby Current
CE = RESET = VDD
or RESET = VSS

10
IDDS2
VDD Standby Current
(1)
(Automatic Sleep Mode )
VIH = VDD
VIL = VSS

10
IID
High-Voltage Input Current for
A9, OE and RESET
11.4 V ≤ VID ≤ 12.6 V

35
IACC
High-Voltage Input Current for
WP/ACC
8.5 V ≤ VACC ≤ 9.5 V

20
mA
VLKO
Low-VDD Lock-out Voltage
2.3
2.5
V

mA
µA
(1) The device enters Automatic Sleep Mode in which the address remains fixed for during 150 ns.
AC TEST CONDITIONS
PARAMETER
Input Pulse Level
CONDITION
VDD, 0.0 V
Input Pulse Rise and Fall Time (10%~90%)
5 ns
Timing Measurement Reference Level (input)
1.5 V, 1.5 V
Timing Measurement Reference Level (output)
1.5 V, 1.5 V
Output Load
CL (100 pF) + 1 TTL Gate
/
CL (30 pF) + 1 TTL Gate
2002-10-24
20/53
TC58FVT641/B641FT/XB-70,-10
AC CHARACTERISTICS AND OPERATING CONDITIONS
READ CYCLE
PRODUCT NAME
-70
OUTPUT CAPACITANCE LOAD (CL)
SYMBOL
PARAMETER
30pF
-10
100pF
30pF
100pF
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX UNIT
tRC
Read Cycle Time
70

80

90

100

ns
tACC
Address Access Time

70

80

90

100
ns
tCE
CE Access Time

70

80

90

100
ns
tOE
OE Access Time

30

35

35

40
ns
tCEE
CE to Output Low-Z
0

0

0

0

ns
tOEE
OE to Output Low-Z
0

0

0

0

ns
tOH
Output Data Hold Time
0

0

0

0

ns
tDF1
CE to Output High-Z

25

25

30

30
ns
tDF2
OE to Output High-Z

25

25

30

30
ns
BLOCK PROTECT
SYMBOL
PARAMETER
MIN
MAX
UNIT
tVPT
VID Transition Time
4

µs
tVPS
VID Set-up Time
4

µs
tCESP
CE Set-up Time
4

µs
tVPH
OE Hold Time
4

µs
tPPLH
WE Low-Level Hold Time
100

µs
MIN
TYP.
MAX
UNIT
Auto-Program Time (Byte Mode)

8
300
µs
Auto-Program Time (Word Mode)

11
300
µs
tPCEW
Auto Chip Erase Time

95
1350
s
tPBEW
Auto Block Erase Time

0.7
10
s


Cycles
PROGRAM AND ERASE CHARACTERISTICS
SYMBOL
PARAMETER
tPPW
tEW
Erase/Program Cycle
5
10
2002-10-24
21/53
TC58FVT641/B641FT/XB-70,-10
COMMAND WRITE/PROGRAM/ERASE CYCLE
SYMBOL
−70
PARAMETER
−10
UNIT
MIN
MAX
MIN
MAX
tCMD
Command Write Cycle Time
70

100

ns
tAS
Address Set-up Time / BYTE Set-up Time
0

0

ns
tAH
Address Hold Time / BYTE Hold Time
40

50

ns
tAHW
Address Hold Time from WE High level
20

20

ns
tDS
Data Set-up Time
40

50

ns
tDH
Data Hold Time
0

0

ns
tWELH
WE Low-Level Hold Time
( WE Control)
40

50

ns
tWEHH
WE High-Level Hold Time
( WE Control)
20

20

ns
tCES
CE Set-up Time to WE Active
( WE Control)
0

0

ns
tCEH
CE Hold Time from WE High Level
( WE Control)
0

0

ns
tCELH
CE Low-Level Hold Time
( CE Control)
40

50

ns
tCEHH
CE High-Level Hold Time
( CE Control)
20

20

ns
tWES
WE Set-up time to CE Active
( CE Control)
0

0

ns
tWEH
WE Hold Time from CE High Level
( CE Control)
0

0

ns
tOES
OE Set-up Time
0

0

ns
tOEHP
OE Hold Time (Toggle, Data Polling)
90

90

ns
tOEHT
OE High-Level Hold Time (Toggle)
20

20

ns
tAHT
Address Hold Time (Toggle)
0

0

ns
tAST
Address Set-up Time (Toggle)
0

0

ns
tBEH
Erase Hold Time
50

50

µs
tVDS
VDD Set-up Time
500

500

µs
Program/Erase Valid to RY/BY Delay

90

90
ns
Program/Erase Valid to RY/BY Delay during Suspend Mode

300

300
ns
500

500

ns
tBUSY
tRP
RESET Low-Level Hold Time
tREADY
RESET Low-Level to Read Mode

20

20
µs
tRB
RY/BY Recovery Time
0

0

ns
tRH
RESET Recovery Time
50

50

ns
tCEBTS
CE Set-up time BYTE Transition
5

5

ns
tBTD
BYTE to Output High-Z

30

30
ns
tSUSP
Program Suspend Command to Suspend Mode

1.5

1.5
µs
tRESP
Program Resume Command to Program Mode

1

1
µs
tSUSE
Erase Suspend Command to Suspend Mode

15

15
µs
tRESE
Erase Resume Command to Erase Mode

1

1
µs
2002-10-24
22/53
TC58FVT641/B641FT/XB-70,-10
TIMING DIAGRAMS
VIH or VIL
Data invalid
Read / ID Read Operation
tRC
Address
tACC
tOH
tCE
CE
tOE
tDF1
tOEE
OE
tAHW
WE
tCEE
tDF2
tOEH
DOUT
Output data Valid
Hi-Z
Hi-Z
ID Read Operation (apply VID to A9)
tRC
A0
A1
tACC
A6
VID
VIH
A9
tVPS
tCE
CE
tOE
OE
WE
Hi-Z
DOUT
Read Mode
Manufacturer
code
ID Read Mode
Hi-Z
Device
code
Hi-Z
Read Mode
2002-10-24
23/53
TC58FVT641/B641FT/XB-70,-10
Command Write Operation
This is the timing of the Command Write Operation. The timing which is described in the following pages is
essentially the same as the timing shown on this page.
•
WE Control
tCMD
Command address
Address
tAS
tAH
CE
tCES
tCEH
WE
tWEL
tWEHH
tDS
Command data
DIN
•
tDH
CE Control
tCMD
Command address
Address
tAS
tAH
CE
tCELH
tCEHH
tWES
tWEH
WE
tDS
DIN
tDH
Command data
2002-10-24
24/53
TC58FVT641/B641FT/XB-70,-10
ID Read Operation (input command sequence)
Address
555H
2AAH
BK + 555H
tCMD
BK + 00H
BK + 01H
tRC
CE
OE
tOES
WE
DIN
AAH
55H
90H
Manufacturer code
DOUT
Device code
Hi-Z
ID Read Mode
Read Mode (input of ID Read command sequence)
(Continued)
Address
555H
2AAH
555H
tCMD
CE
OE
WE
DIN
DOUT
AAH
55H
F0H
Hi-Z
ID Read Mode (input of Reset command sequence)
Read Mode
Note: Word Mode address shown.
BK: Bank address
2002-10-24
25/53
TC58FVT641/B641FT/XB-70,-10
Auto-Program Operation (WE Control)
555H
Address
2AAH
555H
PA
PA
tCMD
CE
OE
tOEHP
tOES
tPPW
WE
AAH
DIN
55H
DOUT
A0H
PD
Hi-Z
DQ7
DOUT
tVDS
VDD
Note: Word Mode address shown.
PA: Program address
PD: Program data
Auto Chip Erase / Auto Block Erase Operation (WE Control)
555H
Address
2AAH
555H
555H
2AAH
555H/BA
tCMD
CE
OE
tOES
WE
AAH
DIN
55H
80H
AAH
55H
10H/30H
tVDS
VDD
Note: Word Mode address shown.
BA: Block address for Auto Block Erase operation
2002-10-24
26/53
TC58FVT641/B641FT/XB-70,-10
Auto-Program Operation (CE Control)
555H
Address
2AAH
555H
PA
PA
tCMD
CE
tPPW
OE
tOEHP
tOES
WE
DIN
55H
AAH
DOUT
A0H
PD
Hi-Z
DQ7
DOUT
tVDS
VDD
Note: Word Mode address shown.
PA: Program address
PD: Program data
Auto Chip Erase / Auto Block Erase Operation (CE Control)
555H
Address
2AAH
555H
555H
2AAH
555H/BA
tCMD
CE
OE
tOES
WE
AAH
DIN
55H
80H
AAH
55H
10H/30H
tVDS
VDD
Note: Word Mode address shown.
BA: Block address for Auto Block Erase operation
2002-10-24
27/53
TC58FVT641/B641FT/XB-70,-10
Program/Erase Suspend Operation
RA
BK
Address
CE
OE
WE
tOE
B0H
DIN
tCE
DOUT
DOUT
Hi-Z
Hi-Z
tSUSP/tSUSE
RY/BY
Program/Erase Mode
Suspend Mode
RA: Read address
Program/Erase Resume Operation
Address
RA
BK
PA/BA
CE
OE
tOES
WE
tRESP/tRESE
tDF1
tDF2
tOE
30H
DIN
tCE
DOUT
DOUT
Flag
Hi-Z
Hi-Z
RY/BY
Suspend Mode
Program/Erase Mode
PA: Program address
BK: Bank address
BA: Block address
RA: Read address
Flag: Hardware Sequence flag
2002-10-24
28/53
TC58FVT641/B641FT/XB-70,-10
RY/BY during Auto Program/Erase Operation
CE
Command input sequence
WE
tBUSY During operation
RY / BY
Hardware Reset Operation
WE
tRB
RESET
tRP
tREADY
RY/BY
Read after RESET
tRC
Address
tRH
RESET
tACC
DOUT
Hi-Z
tOH
Output data valid
2002-10-24
29/53
TC58FVT641/B641FT/XB-70,-10
BYTE during Read Operation
CE
tCEBTS
OE
BYTE
tBTD
DQ0~DQ7
Data Output
DQ8~DQ14
Data Output
Data Output
tACC
DQ15/A-1
Data Output
Address Input
BYTE during Write Operation
CE
WE
tAS
BYTE
tAH
2002-10-24
30/53
TC58FVT641/B641FT/XB-70,-10
Hardware Sequence Flag ( DATA Polling)
Address
Last
Command
Address
tCMD
PA/BA
CE
tCE
tOE
tDF1
OE
tOEHP
tDF2
WE
tPPW /tPCEW /tPBEW
tACC
tOH
Last
Command
Data
DIN
DQ7
DQ0~DQ6
DQ7
Valid
Valid
Invalid
Valid
Valid
tBUSY
RY/BY
PA: Program address
BA: Block address
Hardware Sequence Flag (Toggle bit)
Address
tAST
tAST
tAHT
CE
tOEHT
tCE
tAHT
OE
tOEHP
WE
tOE
DIN
Last
Command
Data
DQ2/6
Toggle
Toggle
Toggle
Stop*
Toggle
Valid
tBUSY
RY/BY
*DQ2/DQ6 stops toggling when auto operation has been completed.
2002-10-24
31/53
TC58FVT641/B641FT/XB-70,-10
Block Protect 1 Operation
Block Protect
Verify Block Protect
BA
Address
A0
A1
tVPT
A6
VID
VIH
A9
VID
VIH
OE
tVPS
tVPH
tPPLH
tVPH
WE
tCESP
tOE
CE
DOUT
Hi-Z
01H*
Hi-Z
BA: Block address
*: 01H indicates that block is protected.
2002-10-24
32/53
TC58FVT641/B641FT/XB-70,-10
Block Protect 2 Operation
BA
Address
tCMD
BA
tCMD
BA
tCMD
BA + 1
tRC
A0
A1
A6
CE
OE
tPPLH
WE
tVPS
VID
VIH
RESET
DIN
60H
60H
40H
60H
tOE
DOUT
Hi-Z
01H*
BA: Block address
BA + 1: Address of next block
*: 01H indicates that block is protected.
2002-10-24
33/53
TC58FVT641/B641FT/XB-70,-10
FLOWCHARTS
Auto-Program
Start
Auto-Program Command Sequence
(see below)
DATA Polling or Toggle Bit
Address = Address + 1
No
Last Address?
Yes
Auto-Program
Completed
Auto-Program Command Sequence (address/data)
555H/AAH
2AAH/55H
555H/A0H
Program Address/
Program Data
Note: The above command sequence takes place in Word Mode.
2002-10-24
34/53
TC58FVT641/B641FT/XB-70,-10
Fast Program
Start
Fast Program Set Command
Sequence (see below)
Fast Program Command Sequence
(see below)
DATA Polling or Toggle Bit
Address = Address + 1
No
Last Address?
Yes
Program Sequence
(see below)
Fast Program
Completed
Fast Program Set Command Sequence
(address/data)
Fast Program Command Sequence
(address/data)
Fast Program Reset Command Sequence
(address/data)
555H/AAH
XXXH/A0H
XXXH/90H
2AAH/55H
Program Address/
Program Data
XXXH/F0H
555H/20H
2002-10-24
35/53
TC58FVT641/B641FT/XB-70,-10
Auto Erase
Start
Auto Erase Command Sequence
(see below)
DATA Polling or Toggle Bit
Auto Erase
Completed
Auto Chip Erase Command Sequence
(address/data)
Auto Block / Auto Multi-Block Erase Command Sequence
(address/data)
555H/AAH
555H/AAH
2AAH/55H
2AAH/55H
555H/80H
555H/80H
555H/AAH
555H/AAH
2AAH/55H
2AAH/55H
555H/10H
Block Address/30H
Block Address/30H
Block Address/30H
Additional address
inputs during
Auto Multi-Block Erase
Note: The above command sequence takes place in Word Mode.
2002-10-24
36/53
TC58FVT641/B641FT/XB-70,-10
DQ7 DATA Polling
Start
Read Byte (DQ0~DQ7)
Addr. = VA
Yes
DQ7 = Data?
No
No
DQ5 = 1?
Yes
1) : DQ7 must be rechecked even if DQ5 = 1
because DQ7 may change at the same
time as DQ5.
1)
Read Byte (DQ0~DQ7)
Addr. = VA
Yes
DQ7 = Data?
No
Fail
Pass
DQ6 Toggle Bit
Start
Read Byte (DQ0~DQ7)
Addr. = VA
No
DQ6 = Toggle?
Yes
No
DQ5 = 1?
Yes
1) : DQ6 must be rechecked even if DQ5 = 1
because DQ6 may stop toggling at the
same time that DQ5 changes to 1.
1)
Read Byte (DQ0~DQ7)
Addr. = VA
DQ6 = Toggle?
No
Yes
Fail
Pass
VA: Byte address for programming
Any of the addresses within the block being erased during a Block Erase operation
“Don’t care” during a Chip Erase operation
Any address not within the current block during an Erase Suspend operation
2002-10-24
37/53
TC58FVT641/B641FT/XB-70,-10
Block Protect 1
Start
PLSCNT = 1
Set up Block Address
Addr. = BPA
Wait for 4 µs
OE = A9 = VID, CE = VIL
Wait for 4 µs
WE = VIL
Wait for 100 µs
WE = VIH
PLSCNT = PLSCNT + 1
Wait for 4 µs
OE = VIH
Wait for 4 µs
OE = VIL
Verify Block Protect
No
Data = 01H?
No
Yes
Yes
Protect Another Block?
PLSCNT = 25?
Yes
Device Failed
No
Remove VID from A9
Block Protect
Complete
BPA: Block Address and ID Read Address (A6, A1, A0)
ID Read Address = (0, 1, 0)
2002-10-24
38/53
TC58FVT641/B641FT/XB-70,-10
Block Protect 2
Start
RESET = VID
Wait for 4 µs
PLSCNT = 1
Block Protect 2
Command First Bus Write Cycle
(XXXH/60H)
Set up Address
Addr. = BPA
Block Protect 2
Command Second Bus Write Cycle
(BPA/60H)
Wait for 100 µs
Block Protect 2
Command Third Bus Write Cycle
(XXXH/40H)
PLSCNT = PLSCNT + 1
Verify Block Protect
No
Data = 01H?
No
Yes
Yes
Protect Another Block?
PLSCNT = 25?
Yes
Remove VID from RESET
No
Remove VID from RESET
Reset Command
Reset Command
Device Failed
Block Protect
Complete
BPA: Block Address and ID Read Address (A6, A1, A0)
ID Read Address = (0, 1, 0)
2002-10-24
39/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ERASE ADDRESS TABLES
(1) TC58FVT641 (top boot block)
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA0
L
L
L
L
L
L
L
*
*
*
000000H~00FFFFH
000000H~007FFFH
BA1
L
L
L
L
L
L
H
*
*
*
010000H~01FFFFH
008000H~00FFFFH
BA2
L
L
L
L
L
H
L
*
*
*
020000H~02FFFFH
010000H~017FFFH
BA3
L
L
L
L
L
H
H
*
*
*
030000H~03FFFFH
018000H~01FFFFH
BA4
L
L
L
L
H
L
L
*
*
*
040000H~04FFFFH
020000H~027FFFH
BA5
L
L
L
L
H
L
H
*
*
*
050000H~05FFFFH
028000H~02FFFFH
BA6
L
L
L
L
H
H
L
*
*
*
060000H~06FFFFH
030000H~037FFFH
BA7
L
L
L
L
H
H
H
*
*
*
070000H~07FFFFH
038000H~03FFFFH
BA8
L
L
L
H
L
L
L
*
*
*
080000H~08FFFFH
040000H~047FFFH
BA9
L
L
L
H
L
L
H
*
*
*
090000H~09FFFFH
048000H~04FFFFH
BA10
L
L
L
H
L
H
L
*
*
*
0A0000H~0AFFFFH
050000H~057FFFH
BA11
L
L
L
H
L
H
H
*
*
*
0B0000H~0BFFFFH
058000H~05FFFFH
BA12
L
L
L
H
H
L
L
*
*
*
0C0000H~0CFFFFH
060000H~067FFFH
BA13
L
L
L
H
H
L
H
*
*
*
0D0000H~0DFFFFH
068000H~06FFFFH
BA14
L
L
L
H
H
H
L
*
*
*
0E0000H~0EFFFFH
070000H~077FFFH
BA15
L
L
L
H
H
H
H
*
*
*
0F0000H~0FFFFFH
078000H~07FFFFH
BA16
L
L
H
L
L
L
L
*
*
*
100000H~10FFFFH
080000H~087FFFH
BA17
L
L
H
L
L
L
H
*
*
*
110000H~11FFFFH
088000H~08FFFFH
BA18
L
L
H
L
L
H
L
*
*
*
120000H~12FFFFH
090000H~097FFFH
BA19
L
L
H
L
L
H
H
*
*
*
130000H~13FFFFH
098000H~09FFFFH
BA20
L
L
H
L
H
L
L
*
*
*
140000H~14FFFFH
0A0000H~0A7FFFH
BA21
L
L
H
L
H
L
H
*
*
*
150000H~15FFFFH
0A8000H~0AFFFFH
BA22
L
L
H
L
H
H
L
*
*
*
160000H~16FFFFH
0B0000H~0B7FFFH
BA23
L
L
H
L
H
H
H
*
*
*
170000H~17FFFFH
0B8000H~0BFFFFH
BA24
L
L
H
H
L
L
L
*
*
*
180000H~18FFFFH
0C0000H~0C7FFFH
BA25
L
L
H
H
L
L
H
*
*
*
190000H~19FFFFH
0C8000H~0CFFFFH
BA26
L
L
H
H
L
H
L
*
*
*
1A0000H~1AFFFFH
0D0000H~0D7FFFH
BA27
L
L
H
H
L
H
H
*
*
*
1B0000H~1BFFFFH
0D8000H~0DFFFFH
BA28
L
L
H
H
H
L
L
*
*
*
1C0000H~1CFFFFH
0E0000H~0E7FFFH
BA29
L
L
H
H
H
L
H
*
*
*
1D0000H~1DFFFFH
0E8000H~0EFFFFH
BA30
L
L
H
H
H
H
L
*
*
*
1E0000H~1EFFFFH
0F0000H~0F7FFFH
BA31
L
L
H
H
H
H
H
*
*
*
1F0000H~1FFFFFH
0F8000H~0FFFFFH
BK0
BK1
BK2
BK3
2002-10-24
40/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA32
L
H
L
L
L
L
L
*
*
*
200000H~20FFFFH
100000H~107FFFH
BA33
L
H
L
L
L
L
H
*
*
*
210000H~21FFFFH
108000H~10FFFFH
BA34
L
H
L
L
L
H
L
*
*
*
220000H~22FFFFH
110000H~117FFFH
BA35
L
H
L
L
L
H
H
*
*
*
230000H~23FFFFH
118000H~11FFFFH
BA36
L
H
L
L
H
L
L
*
*
*
240000H~24FFFFH
120000H~127FFFH
BA37
L
H
L
L
H
L
H
*
*
*
250000H~25FFFFH
128000H~12FFFFH
BA38
L
H
L
L
H
H
L
*
*
*
260000H~26FFFFH
130000H~137FFFH
BA39
L
H
L
L
H
H
H
*
*
*
270000H~27FFFFH
138000H~13FFFFH
BA40
L
H
L
H
L
L
L
*
*
*
280000H~28FFFFH
140000H~147FFFH
BA41
L
H
L
H
L
L
H
*
*
*
290000H~29FFFFH
148000H~14FFFFH
BA42
L
H
L
H
L
H
L
*
*
*
2A0000H~2AFFFFH
150000H~157FFFH
BA43
L
H
L
H
L
H
H
*
*
*
2B0000H~2BFFFFH
158000H~15FFFFH
BA44
L
H
L
H
H
L
L
*
*
*
2C0000H~2CFFFFH
160000H~167FFFH
BA45
L
H
L
H
H
L
H
*
*
*
2D0000H~2DFFFFH
168000H~16FFFFH
BA46
L
H
L
H
H
H
L
*
*
*
2E0000H~2EFFFFH
170000H~177FFFH
BA47
L
H
L
H
H
H
H
*
*
*
2F0000H~2FFFFFH
178000H~17FFFFH
BA48
L
H
H
L
L
L
L
*
*
*
300000H~30FFFFH
180000H~187FFFH
BA49
L
H
H
L
L
L
H
*
*
*
310000H~31FFFFH
188000H~18FFFFH
BA50
L
H
H
L
L
H
L
*
*
*
320000H~32FFFFH
190000H~197FFFH
BA51
L
H
H
L
L
H
H
*
*
*
330000H~33FFFFH
198000H~19FFFFH
BA52
L
H
H
L
H
L
L
*
*
*
340000H~34FFFFH
1A0000H~1A7FFFH
BA53
L
H
H
L
H
L
H
*
*
*
350000H~35FFFFH
1A8000H~1AFFFFH
BA54
L
H
H
L
H
H
L
*
*
*
360000H~36FFFFH
1B0000H~1B7FFFH
BA55
L
H
H
L
H
H
H
*
*
*
370000H~37FFFFH
1B8000H~1BFFFFH
BA56
L
H
H
H
L
L
L
*
*
*
380000H~38FFFFH
1C0000H~1C7FFFH
BA57
L
H
H
H
L
L
H
*
*
*
390000H~39FFFFH
1C8000H~1CFFFFH
BA58
L
H
H
H
L
H
L
*
*
*
3A0000H~3AFFFFH
1D0000H~1D7FFFH
BA59
L
H
H
H
L
H
H
*
*
*
3B0000H~3BFFFFH
1D8000H~1DFFFFH
BA60
L
H
H
H
H
L
L
*
*
*
3C0000H~3CFFFFH
1E0000H~1E7FFFH
BA61
L
H
H
H
H
L
H
*
*
*
3D0000H~3DFFFFH
1E8000H~1EFFFFH
BA62
L
H
H
H
H
H
L
*
*
*
3E0000H~3EFFFFH
1F0000H~1F7FFFH
BA63
L
H
H
H
H
H
H
*
*
*
3F0000H~3FFFFFH
1F8000H~1FFFFFH
BK4
BK5
BK6
BK7
2002-10-24
41/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA64
H
L
L
L
L
L
L
*
*
*
400000H~40FFFFH
200000H~207FFFH
BA65
H
L
L
L
L
L
H
*
*
*
410000H~41FFFFH
208000H~20FFFFH
BA66
H
L
L
L
L
H
L
*
*
*
420000H~42FFFFH
210000H~217FFFH
BA67
H
L
L
L
L
H
H
*
*
*
430000H~43FFFFH
218000H~21FFFFH
BA68
H
L
L
L
H
L
L
*
*
*
440000H~44FFFFH
220000H~227FFFH
BA69
H
L
L
L
H
L
H
*
*
*
450000H~45FFFFH
228000H~22FFFFH
BA70
H
L
L
L
H
H
L
*
*
*
460000H~46FFFFH
230000H~237FFFH
BA71
H
L
L
L
H
H
H
*
*
*
470000H~47FFFFH
238000H~23FFFFH
BA72
H
L
L
H
L
L
L
*
*
*
480000H~48FFFFH
240000H~247FFFH
BA73
H
L
L
H
L
L
H
*
*
*
490000H~49FFFFH
248000H~24FFFFH
BA74
H
L
L
H
L
H
L
*
*
*
4A0000H~4AFFFFH
250000H~257FFFH
BA75
H
L
L
H
L
H
H
*
*
*
4B0000H~4BFFFFH
258000H~25FFFFH
BA76
H
L
L
H
H
L
L
*
*
*
4C0000H~4CFFFFH
260000H~267FFFH
BA77
H
L
L
H
H
L
H
*
*
*
4D0000H~4DFFFFH
268000H~26FFFFH
BA78
H
L
L
H
H
H
L
*
*
*
4E0000H~4EFFFFH
270000H~277FFFH
BA79
H
L
L
H
H
H
H
*
*
*
4F0000H~4FFFFFH
278000H~27FFFFH
BA80
H
L
H
L
L
L
L
*
*
*
500000H~50FFFFH
280000H~287FFFH
BA81
H
L
H
L
L
L
H
*
*
*
510000H~51FFFFH
288000H~28FFFFH
BA82
H
L
H
L
L
H
L
*
*
*
520000H~52FFFFH
290000H~297FFFH
BA83
H
L
H
L
L
H
H
*
*
*
530000H~53FFFFH
298000H~29FFFFH
BA84
H
L
H
L
H
L
L
*
*
*
540000H~54FFFFH
2A0000H~2A7FFFH
BA85
H
L
H
L
H
L
H
*
*
*
550000H~55FFFFH
2A8000H~2AFFFFH
BA86
H
L
H
L
H
H
L
*
*
*
560000H~56FFFFH
2B0000H~2B7FFFH
BA87
H
L
H
L
H
H
H
*
*
*
570000H~57FFFFH
2B8000H~2BFFFFH
BA88
H
L
H
H
L
L
L
*
*
*
580000H~58FFFFH
2C0000H~2C7FFFH
BA89
H
L
H
H
L
L
H
*
*
*
590000H~59FFFFH
2C8000H~2CFFFFH
BA90
H
L
H
H
L
H
L
*
*
*
5A0000H~5AFFFFH
2D0000H~2D7FFFH
BA91
H
L
H
H
L
H
H
*
*
*
5B0000H~5BFFFFH
2D8000H~2DFFFFH
BA92
H
L
H
H
H
L
L
*
*
*
5C0000H~5CFFFFH
2E0000H~2E7FFFH
BA93
H
L
H
H
H
L
H
*
*
*
5D0000H~5DFFFFH
2E8000H~2EFFFFH
BA94
H
L
H
H
H
H
L
*
*
*
5E0000H~5EFFFFH
2F0000H~2F7FFFH
BA95
H
L
H
H
H
H
H
*
*
*
5F0000H~5FFFFFH
2F8000H~2FFFFFH
BK8
BK9
BK10
BK11
2002-10-24
42/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA96
H
H
L
L
L
L
L
*
*
*
600000H~60FFFFH
300000H~307FFFH
BA97
H
H
L
L
L
L
H
*
*
*
610000H~61FFFFH
308000H~30FFFFH
BA98
H
H
L
L
L
H
L
*
*
*
620000H~62FFFFH
310000H~317FFFH
BA99
H
H
L
L
L
H
H
*
*
*
630000H~63FFFFH
318000H~31FFFFH
BA100
H
H
L
L
H
L
L
*
*
*
640000H~64FFFFH
320000H~327FFFH
BA101
H
H
L
L
H
L
H
*
*
*
650000H~65FFFFH
328000H~32FFFFH
BA102
H
H
L
L
H
H
L
*
*
*
660000H~66FFFFH
330000H~337FFFH
BA103
H
H
L
L
H
H
H
*
*
*
670000H~67FFFFH
338000H~33FFFFH
BA104
H
H
L
H
L
L
L
*
*
*
680000H~68FFFFH
340000H~347FFFH
BA105
H
H
L
H
L
L
H
*
*
*
690000H~69FFFFH
348000H~34FFFFH
BA106
H
H
L
H
L
H
L
*
*
*
6A0000H~6AFFFFH
350000H~357FFFH
BA107
H
H
L
H
L
H
H
*
*
*
6B0000H~6BFFFFH
358000H~35FFFFH
BA108
H
H
L
H
H
L
L
*
*
*
6C0000H~6CFFFFH
360000H~367FFFH
BA109
H
H
L
H
H
L
H
*
*
*
6D0000H~6DFFFFH
368000H~36FFFFH
BA110
H
H
L
H
H
H
L
*
*
*
6E0000H~6EFFFFH
370000H~377FFFH
BA111
H
H
L
H
H
H
H
*
*
*
6F0000H~6FFFFFH
378000H~37FFFFH
BA112
H
H
H
L
L
L
L
*
*
*
700000H~70FFFFH
380000H~387FFFH
BA113
H
H
H
L
L
L
H
*
*
*
710000H~71FFFFH
388000H~38FFFFH
BA114
H
H
H
L
L
H
L
*
*
*
720000H~72FFFFH
390000H~397FFFH
BA115
H
H
H
L
L
H
H
*
*
*
730000H~73FFFFH
398000H~39FFFFH
BA116
H
H
H
L
H
L
L
*
*
*
740000H~74FFFFH
3A0000H~3A7FFFH
BA117
H
H
H
L
H
L
H
*
*
*
770000H~75FFFFH
3A8000H~3AFFFFH
BA118
H
H
H
L
H
H
L
*
*
*
760000H~76FFFFH
3B0000H~3B7FFFH
BA119
H
H
H
L
H
H
H
*
*
*
770000H~77FFFFH
3B8000H~3BFFFFH
BA120
H
H
H
H
L
L
L
*
*
*
780000H~78FFFFH
3C0000H~3C7FFFH
BA121
H
H
H
H
L
L
H
*
*
*
790000H~79FFFFH
3C8000H~3CFFFFH
BA122
H
H
H
H
L
H
L
*
*
*
7A0000H~7AFFFFH
3D0000H~3D7FFFH
BA123
H
H
H
H
L
H
H
*
*
*
7B0000H~7BFFFFH
3D8000H~3DFFFFH
BA124
H
H
H
H
H
L
L
*
*
*
7C0000H~7CFFFFH
3E0000H~3E7FFFH
BA125
H
H
H
H
H
L
H
*
*
*
7D0000H~7DFFFFH
3E8000H~3EFFFFH
BA126
H
H
H
H
H
H
L
*
*
*
7E0000H~7EFFFFH
3F0000H~3F7FFFH
BK12
BK13
BK14
BK15
2002-10-24
43/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BK16
BYTE MODE
WORD MODE
BA127
H
H
H
H
Ｈ
H
Ｈ
L
L
L
7F0000H~7F1FFFH
3F8000H~3F8FFFH
BA128
H
H
H
H
Ｈ
H
Ｈ
L
L
Ｈ
7F2000H~7F3FFFH
3F9000H~3F9FFFH
BA129
H
H
H
H
H
H
H
L
H
L
7F4000H~7F5FFFH
3FA000H~3FAFFFH
BA130
H
H
H
H
H
H
H
L
H
H
7F6000H~7F7FFFH
3FB000H~3FBFFFH
BA131
H
H
H
H
H
H
H
H
L
L
7F8000H~7F9FFFH
3FC000H~3FCFFFH
BA132
H
H
H
H
H
H
H
H
L
H
7FA000H~7FBFFFH
3FD000H~3FDFFFH
BA133
H
H
H
H
H
H
H
H
H
L
7FC000H~7FDFFFH
3FE000H~3FEFFFH
BA134
H
H
H
H
H
H
H
H
H
H
7FE000H~7FFFFFH
3FF000H~3FFFFFH
2002-10-24
44/53
TC58FVT641/B641FT/XB-70,-10
(2) TC58FVB641 (bottom boot block)
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA0
L
L
L
L
L
L
L
L
L
L
000000H~001FFFH
000000H~000FFFH
BA1
L
L
L
L
L
L
L
L
L
H
002000H~003FFFH
001000H~001FFFH
BA2
L
L
L
L
L
L
L
L
H
L
004000H~005FFFH
002000H~002FFFH
BA3
L
L
L
L
L
L
L
L
H
H
006000H~007FFFH
003000H~003FFFH
BA4
L
L
L
L
L
L
L
H
L
L
008000H~009FFFH
004000H~004FFFH
BA5
L
L
L
L
L
L
L
H
L
H
00A000H~00BFFFH
005000H~005FFFH
BA6
L
L
L
L
L
L
L
H
H
L
00C000H~00DFFFH
006000H~006FFFH
BA7
L
L
L
L
L
L
L
H
H
H
00E000H~00FFFFH
007000H~007FFFH
BA8
L
L
L
L
L
L
H
*
*
*
010000H~01FFFFH
008000H~00FFFFH
BA9
L
L
L
L
L
H
L
*
*
*
020000H~02FFFFH
010000H~017FFFH
BA10
L
L
L
L
L
H
H
*
*
*
030000H~03FFFFH
018000H~01FFFFH
BA11
L
L
L
L
H
L
L
*
*
*
040000H~04FFFFH
020000H~027FFFH
BA12
L
L
L
L
H
L
H
*
*
*
050000H~05FFFFH
028000H~02FFFFH
BA13
L
L
L
L
H
H
L
*
*
*
060000H~06FFFFH
030000H~037FFFH
BA14
L
L
L
L
H
H
H
*
*
*
070000H~07FFFFH
038000H~03FFFFH
BA15
L
L
L
H
L
L
L
*
*
*
080000H~08FFFFH
040000H~047FFFH
BA16
L
L
L
H
L
L
H
*
*
*
090000H~09FFFFH
048000H~04FFFFH
BA17
L
L
L
H
L
H
L
*
*
*
0A0000H~0AFFFFH
050000H~057FFFH
BA18
L
L
L
H
L
H
H
*
*
*
0B0000H~0BFFFFH
058000H~05FFFFH
BA19
L
L
L
H
H
L
L
*
*
*
0C0000H~0CFFFFH
060000H~067FFFH
BA20
L
L
L
H
H
L
H
*
*
*
0D0000H~0DFFFFH
068000H~06FFFFH
BA21
L
L
L
H
H
H
L
*
*
*
0E0000H~0EFFFFH
070000H~077FFFH
BA22
L
L
L
H
H
H
H
*
*
*
0F0000H~0FFFFFH
078000H~07FFFFH
BA23
L
L
H
L
L
L
L
*
*
*
100000H~10FFFFH
080000H~087FFFH
BA24
L
L
H
L
L
L
H
*
*
*
110000H~11FFFFH
088000H~08FFFFH
BA25
L
L
H
L
L
H
L
*
*
*
120000H~12FFFFH
090000H~097FFFH
BA26
L
L
H
L
L
H
H
*
*
*
130000H~13FFFFH
098000H~09FFFFH
BA27
L
L
H
L
H
L
L
*
*
*
140000H~14FFFFH
0A0000H~0A7FFFH
BA28
L
L
H
L
H
L
H
*
*
*
150000H~15FFFFH
0A8000H~0AFFFFH
BA29
L
L
H
L
H
H
L
*
*
*
160000H~16FFFFH
0B0000H~0B7FFFH
BA30
L
L
H
L
H
H
H
*
*
*
170000H~17FFFFH
0B8000H~0BFFFFH
BK0
BK1
BK2
BK3
2002-10-24
45/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA31
L
L
H
H
L
L
L
*
*
*
180000H~18FFFFH
0C0000H~0C7FFFH
BA32
L
L
H
H
L
L
H
*
*
*
190000H~19FFFFH
0C8000H~0CFFFFH
BA33
L
L
H
H
L
H
L
*
*
*
1A0000H~1AFFFFH
0D0000H~0D7FFFH
BA34
L
L
H
H
L
H
H
*
*
*
1B0000H~1BFFFFH
0D8000H~0DFFFFH
BA35
L
L
H
H
H
L
L
*
*
*
1C0000H~1CFFFFH
0E0000H~0E7FFFH
BA36
L
L
H
H
H
L
H
*
*
*
1D0000H~1DFFFFH
0E8000H~0EFFFFH
BA37
L
L
H
H
H
H
L
*
*
*
1E0000H~1EFFFFH
0F0000H~0F7FFFH
BA38
L
L
H
H
H
H
H
*
*
*
1F0000H~1FFFFFH
0F8000H~0FFFFFH
BA39
L
H
L
L
L
L
L
*
*
*
200000H~20FFFFH
100000H~107FFFH
BA40
L
H
L
L
L
L
H
*
*
*
210000H~21FFFFH
108000H~10FFFFH
BA41
L
H
L
L
L
H
L
*
*
*
220000H~22FFFFH
110000H~117FFFH
BA42
L
H
L
L
L
H
H
*
*
*
230000H~23FFFFH
118000H~11FFFFH
BA43
L
H
L
L
H
L
L
*
*
*
240000H~24FFFFH
120000H~127FFFH
BA44
L
H
L
L
H
L
H
*
*
*
250000H~25FFFFH
128000H~12FFFFH
BA45
L
H
L
L
H
H
L
*
*
*
260000H~26FFFFH
130000H~137FFFH
BA46
L
H
L
L
H
H
H
*
*
*
270000H~27FFFFH
138000H~13FFFFH
BA47
L
H
L
H
L
L
L
*
*
*
280000H~28FFFFH
140000H~147FFFH
BA48
L
H
L
H
L
L
H
*
*
*
290000H~29FFFFH
148000H~14FFFFH
BA49
L
H
L
H
L
H
L
*
*
*
2A0000H~2AFFFFH
150000H~157FFFH
BA50
L
H
L
H
L
H
H
*
*
*
2B0000H~2BFFFFH
158000H~15FFFFH
BA51
L
H
L
H
H
L
L
*
*
*
2C0000H~2CFFFFH
160000H~167FFFH
BA52
L
H
L
H
H
L
H
*
*
*
2D0000H~2DFFFFH
168000H~16FFFFH
BA53
L
H
L
H
H
H
L
*
*
*
2E0000H~2EFFFFH
170000H~177FFFH
BA54
L
H
L
H
H
H
H
*
*
*
2F0000H~2FFFFFH
178000H~17FFFFH
BA55
L
H
H
L
L
L
L
*
*
*
300000H~30FFFFH
180000H~187FFFH
BA56
L
H
H
L
L
L
H
*
*
*
310000H~31FFFFH
188000H~18FFFFH
BA57
L
H
H
L
L
H
L
*
*
*
320000H~32FFFFH
190000H~197FFFH
BA58
L
H
H
L
L
H
H
*
*
*
330000H~33FFFFH
198000H~19FFFFH
BA59
L
H
H
L
H
L
L
*
*
*
340000H~34FFFFH
1A0000H~1A7FFFH
BA60
L
H
H
L
H
L
H
*
*
*
350000H~35FFFFH
1A8000H~1AFFFFH
BA61
L
H
H
L
H
H
L
*
*
*
360000H~36FFFFH
1B0000H~1B7FFFH
BA62
L
H
H
L
H
H
H
*
*
*
370000H~37FFFFH
1B8000H~1BFFFFH
BK4
BK5
BK6
BK7
2002-10-24
46/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA63
L
H
H
H
L
L
L
*
*
*
380000H~38FFFFH
1C0000H~1C7FFFH
BA64
L
H
H
H
L
L
H
*
*
*
390000H~39FFFFH
1C8000H~1CFFFFH
BA65
L
H
H
H
L
H
L
*
*
*
3A0000H~3AFFFFH
1D0000H~1D7FFFH
BA66
L
H
H
H
L
H
H
*
*
*
3B0000H~3BFFFFH
1D8000H~1DFFFFH
BA67
L
H
H
H
H
L
L
*
*
*
3C0000H~3CFFFFH
1E0000H~1E7FFFH
BA68
L
H
H
H
H
L
H
*
*
*
3D0000H~3DFFFFH
1E8000H~1EFFFFH
BA69
L
H
H
H
H
H
L
*
*
*
3E0000H~3EFFFFH
1F0000H~1F7FFFH
BA70
L
H
H
H
H
H
H
*
*
*
3F0000H~3FFFFFH
1F8000H~1FFFFFH
BA71
H
L
L
L
L
L
L
*
*
*
400000H~40FFFFH
200000H~207FFFH
BA72
H
L
L
L
L
L
H
*
*
*
410000H~41FFFFH
208000H~20FFFFH
BA73
H
L
L
L
L
H
L
*
*
*
420000H~42FFFFH
210000H~217FFFH
BA74
H
L
L
L
L
H
H
*
*
*
430000H~43FFFFH
218000H~21FFFFH
BA75
H
L
L
L
H
L
L
*
*
*
440000H~44FFFFH
220000H~227FFFH
BA76
H
L
L
L
H
L
H
*
*
*
450000H~45FFFFH
228000H~22FFFFH
BA77
H
L
L
L
H
H
L
*
*
*
460000H~46FFFFH
230000H~237FFFH
BA78
H
L
L
L
H
H
H
*
*
*
470000H~47FFFFH
238000H~23FFFFH
BA79
H
L
L
H
L
L
L
*
*
*
480000H~48FFFFH
240000H~247FFFH
BA80
H
L
L
H
L
L
H
*
*
*
490000H~49FFFFH
248000H~24FFFFH
BA81
H
L
L
H
L
H
L
*
*
*
4A0000H~4AFFFFH
250000H~257FFFH
BA82
H
L
L
H
L
H
H
*
*
*
4B0000H~4BFFFFH
258000H~25FFFFH
BA83
H
L
L
H
H
L
L
*
*
*
4C0000H~4CFFFFH
260000H~267FFFH
BA84
H
L
L
H
H
L
H
*
*
*
4D0000H~4DFFFFH
268000H~26FFFFH
BA85
H
L
L
H
H
H
L
*
*
*
4E0000H~4EFFFFH
270000H~277FFFH
BA86
H
L
L
H
H
H
H
*
*
*
4F0000H~4FFFFFH
278000H~27FFFFH
BA87
H
L
H
L
L
L
L
*
*
*
500000H~50FFFFH
280000H~287FFFH
BA88
H
L
H
L
L
L
H
*
*
*
510000H~51FFFFH
288000H~28FFFFH
BA89
H
L
H
L
L
H
L
*
*
*
520000H~52FFFFH
290000H~297FFFH
BA90
H
L
H
L
L
H
H
*
*
*
530000H~53FFFFH
298000H~29FFFFH
BA91
H
L
H
L
H
L
L
*
*
*
540000H~54FFFFH
2A0000H~2A7FFFH
BA92
H
L
H
L
H
L
H
*
*
*
550000H~55FFFFH
2A8000H~2AFFFFH
BA93
H
L
H
L
H
H
L
*
*
*
560000H~56FFFFH
2B0000H~2B7FFFH
BA94
H
L
H
L
H
H
H
*
*
*
570000H~57FFFFH
2B8000H~2BFFFFH
BK8
BK9
BK10
BK11
2002-10-24
47/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA95
H
L
H
H
L
L
L
*
*
*
580000H~58FFFFH
2C0000H~2C7FFFH
BA96
H
L
H
H
L
L
H
*
*
*
590000H~59FFFFH
2C8000H~2CFFFFH
BA97
H
L
H
H
L
H
L
*
*
*
5A0000H~5AFFFFH
2D0000H~2D7FFFH
BA98
H
L
H
H
L
H
H
*
*
*
5B0000H~5BFFFFH
2D8000H~2DFFFFH
BA99
H
L
H
H
H
L
L
*
*
*
5C0000H~5CFFFFH
2E0000H~2E7FFFH
BA100
H
L
H
H
H
L
H
*
*
*
5D0000H~5DFFFFH
2E8000H~2EFFFFH
BA101
H
L
H
H
H
H
L
*
*
*
5E0000H~5EFFFFH
2F0000H~2F7FFFH
BA102
H
L
H
H
H
H
H
*
*
*
5F0000H~5FFFFFH
2F8000H~2FFFFFH
BA103
H
H
L
L
L
L
L
*
*
*
600000H~60FFFFH
300000H~307FFFH
BA104
H
H
L
L
L
L
H
*
*
*
610000H~61FFFFH
308000H~30FFFFH
BA105
H
H
L
L
L
H
L
*
*
*
620000H~62FFFFH
310000H~317FFFH
BA106
H
H
L
L
L
H
H
*
*
*
630000H~63FFFFH
318000H~31FFFFH
BA107
H
H
L
L
H
L
L
*
*
*
640000H~64FFFFH
320000H~327FFFH
BA108
H
H
L
L
H
L
H
*
*
*
650000H~65FFFFH
328000H~32FFFFH
BA109
H
H
L
L
H
H
L
*
*
*
660000H~66FFFFH
330000H~337FFFH
BA110
H
H
L
L
H
H
H
*
*
*
670000H~67FFFFH
338000H~33FFFFH
BA111
H
H
L
H
L
L
L
*
*
*
680000H~68FFFFH
340000H~347FFFH
BA112
H
H
L
H
L
L
H
*
*
*
690000H~69FFFFH
348000H~34FFFFH
BA113
H
H
L
H
L
H
L
*
*
*
6A0000H~6AFFFFH
350000H~357FFFH
BA114
H
H
L
H
L
H
H
*
*
*
6B0000H~6BFFFFH
358000H~35FFFFH
BA115
H
H
L
H
H
L
L
*
*
*
6C0000H~6CFFFFH
360000H~367FFFH
BA116
H
H
L
H
H
L
H
*
*
*
6D0000H~6DFFFFH
368000H~36FFFFH
BA117
H
H
L
H
H
H
L
*
*
*
6E0000H~6EFFFFH
370000H~377FFFH
BA118
H
H
L
H
H
H
H
*
*
*
6F0000H~6FFFFFH
378000H~37FFFFH
BA119
H
H
H
L
L
L
L
*
*
*
700000H~70FFFFH
380000H~387FFFH
BA120
H
H
H
L
L
L
H
*
*
*
710000H~71FFFFH
388000H~38FFFFH
BA121
H
H
H
L
L
H
L
*
*
*
720000H~72FFFFH
390000H~397FFFH
BA122
H
H
H
L
L
H
H
*
*
*
730000H~73FFFFH
398000H~39FFFFH
BA123
H
H
H
L
H
L
L
*
*
*
740000H~74FFFFH
3A0000H~3A7FFFH
BA124
H
H
H
L
H
L
H
*
*
*
750000H~75FFFFH
3A8000H~3AFFFFH
BA125
H
H
H
L
H
H
L
*
*
*
760000H~76FFFFH
3B0000H~3B7FFFH
BA126
H
H
H
L
H
H
H
*
*
*
770000H~77FFFFH
3B8000H~3BFFFFH
BK12
BK13
BK14
BK15
2002-10-24
48/53
TC58FVT641/B641FT/XB-70,-10
BLOCK ADDRESS
BANK
#
ADDRESS RANGE
BLOCK
#
BANK ADDRESS
A21 A20 A19 A18 A17 A16 A15 A14 A13 A12
BYTE MODE
WORD MODE
BA127
H
H
H
H
L
L
L
*
*
*
780000H~78FFFFH
3C0000H~3C7FFFH
BA128
H
H
H
H
L
L
H
*
*
*
790000H~79FFFFH
3C8000H~3CFFFFH
BA129
H
H
H
H
L
H
L
*
*
*
7A0000H~7AFFFFH
3D0000H~3D7FFFH
BA130
H
H
H
H
L
H
H
*
*
*
7B0000H~7BFFFFH
3D8000H~3DFFFFH
BA131
H
H
H
H
H
L
L
*
*
*
7C0000H~7CFFFFH
3E0000H~3E7FFFH
BA132
H
H
H
H
H
L
H
*
*
*
7D0000H~7DFFFFH
3E8000H~3EFFFFH
BA133
H
H
H
H
H
H
L
*
*
*
7E0000H~7EFFFFH
3F0000H~3F7FFFH
BA134
H
H
H
H
H
H
H
*
*
*
7FE000H~7FFFFFH
3F8000H~3FFFFFH
BK16
2002-10-24
49/53
TC58FVT641/B641FT/XB-70,-10
BLOCK SIZE TABLE
(1) TC58FVT641 (top boot block)
BLOCK
#
BLOCK SIZE
BYTE MODE
WORD MODE
BA0~BA7
64 Kbytes
32 Kwords
BA8~BA15
64 Kbytes
BA16~BA23
BANK
#
BANK SIZE
BLOCK COUNT
BYTE MODE
WORD MODE
BK0
512 Kbytes
256 Kwords
8
32 Kwords
BK1
512 Kbytes
256 Kwords
8
64 Kbytes
32 Kwords
BK2
512 Kbytes
256 Kwords
8
BA24~BA31
64 Kbytes
32 Kwords
BK3
512 Kbytes
256 Kwords
8
BA32~BA39
64 Kbytes
32 Kwords
BK4
512 Kbytes
256 Kwords
8
BA40~BA47
64 Kbytes
32 Kwords
BK5
512 Kbytes
256 Kwords
8
BA48~BA55
64 Kbytes
32 Kwords
BK6
512 Kbytes
256 Kwords
8
BA56~BA63
64 Kbytes
32 Kwords
BK7
512 Kbytes
256 Kwords
8
BA64~BA71
64 Kbytes
32 Kwords
BK8
512 Kbytes
256 Kwords
8
BA72~BA79
64 Kbytes
32 Kwords
BK9
512 Kbytes
256 Kwords
8
BA80~BA87
64 Kbytes
32 Kwords
BK10
512 Kbytes
256 Kwords
8
BA88~BA95
64 Kbytes
32 Kwords
BK11
512 Kbytes
256 Kwords
8
BA96~BA103
64 Kbytes
32 Kwords
BK12
512 Kbytes
256 Kwords
8
BA104~BA111
64 Kbytes
32 Kwords
BK13
512 Kbytes
256 Kwords
8
BA112~BA119
64 Kbytes
32 Kwords
BK14
512 Kbytes
256 Kwords
8
BA120~BA126
64 Kbytes
32 Kwords
BK15
448 Kbytes
224 Kwords
7
BA127~BA134
8 Kbytes
4 Kwords
BK16
64 Kbytes
32 Kwords
8
2002-10-24
50/53
TC58FVT641/B641FT/XB-70,-10
(2) TC58FVB641 (bottom boot block)
BLOCK
#
BLOCK SIZE
BYTE MODE
WORD MODE
BA0~BA7
8 Kbytes
4 Kwords
BA8~BA14
64 Kbytes
BA15~BA22
BANK
#
BANK SIZE
BLOCK COUNT
BYTE MODE
WORD MODE
BK0
64 Kbytes
32 Kwords
8
32 Kwords
BK1
448 Kbytes
224 Kwords
7
64 Kbytes
32 Kwords
BK2
512 Kbytes
256 Kwords
8
BA23~BA30
64 Kbytes
32 Kwords
BK3
512 Kbytes
256 Kwords
8
BA31~BA38
64 Kbytes
32 Kwords
BK4
512 Kbytes
256 Kwords
8
BA39~BA46
64 Kbytes
32 Kwords
BK5
512 Kbytes
256 Kwords
8
BA47~BA54
64 Kbytes
32 Kwords
BK6
512 Kbytes
256 Kwords
8
BA55~BA62
64 Kbytes
32 Kwords
BK7
512 Kbytes
256 Kwords
8
BA63~BA70
64 Kbytes
32 Kwords
BK8
512 Kbytes
256 Kwords
8
BA71~BA78
64 Kbytes
32 Kwords
BK9
512 Kbytes
256 Kwords
8
BA79~BA86
64 Kbytes
32 Kwords
BK10
512 Kbytes
256 Kwords
8
BA87~BA94
64 Kbytes
32 Kwords
BK11
512 Kbytes
256 Kwords
8
BA95~BA102
64 Kbytes
32 Kwords
BK12
512 Kbytes
256 Kwords
8
BA103~BA110
64 Kbytes
32 Kwords
BK13
512 Kbytes
256 Kwords
8
BA111~BA118
64 Kbytes
32 Kwords
BK14
512 Kbytes
256 Kwords
8
BA119~BA126
64 Kbytes
32 Kwords
BK15
512 Kbytes
256 Kwords
8
BA127~BA134
64 Kbytes
32 Kwords
BK16
512 Kbytes
256 Kwords
8
2002-10-24
51/53
TC58FVT641/B641FT/XB-70,-10
PACKAGE DIMENSIONS
Unit: mm
2002-10-24
52/53
TC58FVT641/B641FT/XB-70,-10
PACKAGE DIMENSIONS
Unit: mm
2002-10-24
53/53