TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 D D D D D D D Very Low Dropout Voltage, Less Than 0.6 V at 750 mA Low Quiescent Current TTL- and CMOS-Compatible Enable on TL751M Series 60-V Load-Dump Protection Overvoltage Protection Internal Thermal Overload Protection Internal Overcurrent-Limiting Circuitry description The TL750M and TL751M series are low-dropout positive voltage regulators specifically designed for battery-powered systems. The TL750M and TL751M series incorporate onboard overvoltage and current-limiting protection circuitry to protect the devices and the regulated system. Both series are fully protected against 60-V load-dump and reverse-battery conditions. Extremely low quiescent current, even during full-load conditions, makes the TL750M and TL751M series ideal for standby power systems. The TL750M and TL751M series offers 5-V, 8-V, 10-V, and 12-V options. The TL751M series has the addition of an enable (ENABLE) input. The ENABLE input gives the designer complete control over power up, allowing sequential power up or emergency shutdown. When ENABLE is high, the regulator output is placed in the high-impedance state. The ENABLE input is TTL- and CMOS-compatible. The TL750MxxC and TL751MxxC are characterized for operation over the virtual junction temperature range 0°C to 125°C. AVAILABLE OPTIONS PACKAGED DEVICES TJ 0°C to 125°C VO TYP (V) HEAT-SINK MOUNTED (3-PIN) (KC) PLASTIC FLANGE MOUNT (KTE) PLASTIC FLANGE MOUNT (KTG) PLASTIC FLANGE MOUNT (KTP) CHIP FORM (Y) 5 TL750M05CKC TL750M05CKTE TL751M05CKTG TL750M05CKTPR TL750M05Y 8 TL750M08CKC TL750M08CKTE TL751M08CKTG TL750M08CKTPR TL750M08Y 10 TL750M10CKC TL750M10CKTE TL751M10CKTG TL750M10CKTPR TL750M10Y 12 TL750M12CKC TL750M12CKTE TL751M12CKTG TL750M12CKTPR TL750M12Y The KTE and KTG packages are available taped and reeled. The KTP is only available taped and reeled. Add the suffix R to device type (e.g., TL750M05CKTER). Chip forms are tested at 25°C. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2000, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 TL750M . . . KC PACKAGE† (TOP VIEW) TL750M . . . KTE PACKAGE† (TOP VIEW) OUTPUT COMMON INPUT O TO-220AB C OUTPUT COMMON INPUT I O TL750M . . . KTP PACKAGE† (TOP VIEW) NC OUTPUT COMMON INPUT ENABLE COMMON INPUT O C I TL751M . . . KTG PACKAGE† (TOP VIEW) OUTPUT COMMON C I N O C I E † The common terminal is in electrical contact with the mounting base. NC – No internal connection TL751Mxx functional block diagram INPUT ENABLE Current Limiting Enable 28 V _ + Bandgap OUTPUT Overvoltage/ Thermal Shutdown COMMON 2 DEVICE COMPONENT COUNT POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 Transistors 46 Diodes 14 Resistors 44 Capacitors 4 JFETs 1 Tunnels (emitter R) 2 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 absolute maximum ratings over virtual junction temperature range (unless otherwise noted)† Continuous input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 V Transient input voltage (see Figure 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 V Continuous reverse input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –15 V Transient reverse input voltage: t = 100 ms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50 V Package thermal impedance, θJA (see Notes 1 and 2): KC package . . . . . . . . . . . . . . . . . . . . . . . . . . . 22°C/W KTE package . . . . . . . . . . . . . . . . . . . . . . . . . 23°C/W KTG package . . . . . . . . . . . . . . . . . . . . . . . . . 23°C/W KTP package . . . . . . . . . . . . . . . . . . . . . . . . . 28°C/W Virtual junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can impact reliability. Due to variation in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation. 2. The package thermal impedance is calculated in accordance with JESD 51. recommended operating conditions Input voltage range, range VI MIN MAX TL75xM05 6 26 TL75xM08 9 26 TL75xM10 11 26 26 UNIT V TL75xM12 13 High-level ENABLE input voltage, VIH TL751Mxx 2 15 V Low-level ENABLE input voltage, VIL TL751Mxx 0 0.8 V Output current range, IO TL75xMxxC 750 mA Operating virtual junction temperature range, TJ TL75xMxxC 125 °C 0 electrical characteristics, VI = 14 V, IO = 300 mA, TJ = 25°C TL751MXXX PARAMETER MIN TYP 50 Response time, ENABLE to output POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MAX UNIT µs 3 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 electrical characteristics, VI = 14 V, IO = 300 mA, ENABLE at 0 V for TL751M05, TJ = 25°C (unless otherwise noted) (see Note 3) PARAMETER TEST CONDITIONS Output voltage TJ = 0°C to 125°C VI = 9 V to 16 V, Input voltage regulation VI = 6 V to 26 V, VI = 8 V to 18 V, Ripple rejection Output voltage regulation TL750M05C TL751M05C TYP MAX 4.95 5 5.05 4.9 IO = 250 mA IO = 250 mA f = 120 Hz 50 IO = 5 mA to 750 mA IO = 500 mA Dropout voltage Bias current IO = 750 mA IO = 10 mA Bias current (TL751M05C and TL751M05Q only) ENABLE VIH ≥ 2 V 5.1 10 25 12 50 55 20 0.6 mV mV V µV 500 60 V dB 50 0.5 IO = 750 mA f = 10 Hz to 100 kHz Output noise voltage UNIT MIN 75 5 200 mA µA NOTE 3: Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 3. electrical characteristics, VI = 14 V, IO = 300 mA, ENABLE at 0 V for TL751M08, TJ = 25°C (unless otherwise noted) (see Note 3) PARAMETER Output voltage Input voltage regulation Ripple rejection Output voltage regulation Dropout voltage Output noise voltage TEST CONDITIONS TJ = 0°C to 125°C VI = 10 V to 17 V, VI = 9 V to 26 V, VI = 11 V to 21 V, IO = 750 mA f = 10 Hz to 100 kHz Bias current Bias current (TL751Mxx only) ENABLE VIH ≥ 2 V TYP MAX 7.92 8 8.08 IO = 250 mA IO = 250 mA f = 120 Hz UNIT MIN 7.84 IO = 5 mA to 750 mA IO = 500 mA IO = 750 mA IO = 10 mA TL750M08C TL751M08C 50 8.16 12 40 15 68 55 24 mV dB 80 0.5 0.6 mV V µV 500 60 V 75 5 200 mA µA NOTE 3: Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 3. 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 electrical characteristics, VI = 14 V, IO = 300 mA, ENABLE at 0 V for TL751M10, TJ = 25°C (unless otherwise noted) (see Note 3) PARAMETER Output voltage Input voltage regulation Ripple rejection Output voltage regulation Dropout voltage Output noise voltage TEST CONDITIONS TJ = 0°C to 125°C VI = 12 V to 18 V, VI = 11 V to 26 V, VI = 13 V to 23 V, TL750M10C TL751M10C TYP MAX 9.9 10 10.1 9.8 IO = 250 mA IO = 250 mA f = 120 Hz 50 IO = 5 mA to 750 mA IO = 500 mA Bias current Bias current (TL751Mxx only) ENABLE VIH ≥ 2 V 10.2 15 43 20 75 55 V mV dB 30 100 0.5 IO = 750 mA f = 10 Hz to 100 kHz IO = 750 mA IO = 10 mA UNIT MIN 0.6 mV V µV 1000 60 75 5 200 mA µA NOTE 3: Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 3. electrical characteristics, VI = 14 V, IO = 300 mA, ENABLE at 0 V for TL751M12, TJ = 25°C (unless otherwise noted) (see Note 3) PARAMETER Output voltage Input voltage regulation Ripple rejection Output voltage regulation Dropout voltage Output noise voltage TEST CONDITIONS TJ = 0°C to 125°C VI = 14 V to 19 V, VI = 13 V to 26 V, VI = 13 V to 23 V, IO = 750 mA f = 10 Hz to 100 kHz IO = 750 mA IO = 10 mA Bias current (TL751Mxx only) ENABLE VIH ≥ 2 V TYP MAX 11.88 12 12.12 IO = 250 mA IO = 250 mA f = 120 Hz UNIT MIN 11.76 IO = 5 mA to 750 mA IO = 500 mA Bias current TL750M12C TL751M12C 50 12.24 15 43 20 78 55 30 mV dB 120 0.5 0.6 mV V µV 1000 60 V 75 5 200 mA µA NOTE 3: Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 3. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 electrical characteristics, VI = 14 V, IO = 300 mA, ENABLE at 0 V, TJ = 25°C (unless otherwise noted) (see Note 3) PARAMETER TEST CONDITIONS TL750M05Y MIN Output voltage TYP MAX 5 UNIT V VI = 9 V to 16 V, VI = 6 V to 26 V, IO = 250 mA IO = 250 mA 10 VI = 8 V to 18 V, IO = 5 mA to 750 mA f = 120 Hz 55 dB Output voltage regulation 20 mV Output noise voltage f = 10 Hz to 100 kHz 500 µV Input voltage regulation Ripple rejection mV 12 Bias current IO = 750 mA 60 mA NOTE 3: Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 3. electrical characteristics, VI = 14 V, IO = 300 mA, ENABLE at 0 V, TJ = 25°C (unless otherwise noted) (see Note 3) PARAMETER TEST CONDITIONS TL750M08Y MIN Output voltage TYP MAX 8 UNIT V VI = 10 V to 17 V, VI = 9 V to 26 V, IO = 250 mA IO = 250 mA 12 VI = 11 V to 21 V, IO = 5 mA to 750 mA f = 120 Hz 55 dB Output voltage regulation 24 mV Output noise voltage f = 10 Hz to 100 kHz 500 µV Input voltage regulation Ripple rejection mV 15 Bias current IO = 750 mA 60 mA NOTE 3: Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 3. electrical characteristics, VI = 14 V, IO = 300 mA, ENABLE at 0 V, TJ = 25°C (unless otherwise noted) (see Note 3) PARAMETER TEST CONDITIONS Output voltage TL750M10Y MIN TYP 10 MAX UNIT V VI = 12 V to 18 V, VI = 11 V to 26 V, IO = 250 mA IO = 250 mA 15 f = 120 Hz 55 dB Output voltage regulation VI = 13 V to 23 V, IO = 5 mA to 750 mA 30 mV Output noise voltage f = 10 Hz to 100 kHz 1000 µV Input voltage regulation Ripple rejection 20 mV Bias current IO = 750 mA 60 mA NOTE 3: Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 3. 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 TL751M12Y electrical characteristics, VI = 14 V, IO = 300 mA, ENABLE at 0 V, TJ = 25°C (unless otherwise noted) (see Note 3) PARAMETER TEST CONDITIONS Output voltage TL750M12Y MIN TYP 12 MAX UNIT V VI = 14 V to 19 V, VI = 13 V to 26 V, IO = 250 mA IO = 250 mA 15 VI = 13 V to 23 V, IO = 5 mA to 750 mA f = 120 Hz 55 dB Output voltage regulation 30 mV Output noise voltage f = 10 Hz to 100 kHz 1000 µV Input voltage regulation Ripple rejection 20 mV Bias current IO = 750 mA 60 mA NOTE 3: Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF tantalum capacitor on the output, with equivalent series resistance within the guidelines shown in Figure 3. PARAMETER MEASUREMENT INFORMATION The TL751Mxx is a low-dropout regulator. This means that the capacitance loading is important to the performance of the regulator because it is a vital part of the control loop. The capacitor value and the equivalent series resistance (ESR) both affect the control loop and must be defined for the load range and the temperature range. Figures 1 and 2 can establish the capacitance value and ESR range for the best regulator performance. Figure 1 shows the recommended range of ESR for a given load with a 10-µF capacitor on the output. This figure also shows a maximum ESR limit of 2 Ω and a load-dependent minimum ESR limit. For applications with varying loads, the lightest load condition should be chosen because it is the worst case. Figure 2 shows the relationship of the reciprocal of ESR to the square root of the capacitance with a minimum capacitance limit of 10 µF and a maximum ESR limit of 2 Ω. This figure establishes the amount that the minimum ESR limit shown in Figure 1 can be adjusted for different capacitor values. For example, where the minimum load needed is 200 mA, Figure 2 suggests an ESR range of 0.8 Ω to 2 Ω for 10 µF. Figure 2 shows that changing the capacitor from 10 µF to 400 µF can change the ESR minimum by greater than 3/0.5 (or 6). Therefore, the new minimum ESR value is 0.8/6 (or 0.13 Ω ). This allows an ESR range of 0.13 Ω to 2 Ω , achieving an expanded ESR range by using a larger capacitor at the output. For better stability in low-current applications, a small resistance placed in series with the capacitor (see Table 1) is recommended, so that ESRs better approximate those shown in Figures 1 and 2. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 PARAMETER MEASUREMENT INFORMATION Table 1. Compensation for Increased Stability at Low Currents MANUFACTURER CAPACITANCE ESR TYP ADDITIONAL RESISTANCE AVX 15 µF 0.9 Ω TAJB156M010S 1Ω KEMET 33 µF 0.6 Ω T491D336M010AS 0.5 Ω PART NUMBER ∆IL Applied Load Current Load Voltage ∆VL = ∆IL × ESR ∆VL OUTPUT CAPACITOR EQUIVALENT SERIES RESISTANCE (ESR) vs LOAD CURRENT RANGE STABILITY vs EQUIVALENT SERIES RESISTANCE (ESR) 3 0.04 CL = 10 µF CI = 0.1 µF f = 120 Hz 2.6 2.4 This Region Not Recommended for Operation 0.03 ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÎÎÎÎÎÎÎ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÎÎÎÎÎÎÎÎ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÎÎÎÎ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÎÎÎÎ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÎÎÎÎÎÎÎÎÎ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ ÑÑÑÑÑÑÑÑÑÑÑÑÑÑ 2 1.8 Max ESR Boundary 1.6 1.4 Region of Best Stability 1.2 CL 2.2 Min ESR Boundary 0.6 0.4 Potential Instability Region 0.2 0 0 0.1 0.2 0.3 0.4 IL – Load Current Range – A 0.5 400 µF 0.02 200 µF 0.015 100 µF 0.01 0.005 0 0 22 µF 10 µF 0.5 1 1.5 2 2.5 3 1/ESR Figure 1 8 Figure 2 POST OFFICE BOX 655303 1000 µF Region of Best Stability 0.025 1 0.8 ÏÏ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÎÎÎ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÎÎÎ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÎÎÎ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÎÎÎ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÎÎÎ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÎÎÎ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÎÎÎ ÎÎÎ ÏÏÏÏÏÏÏÏÏÏÏÏÏ ÎÎÎ Not Recommended Recommended Min ESR Potential Instability 0.035 Stability – Equivalent Series Resistance (ESR) – Ω 2.8 • DALLAS, TEXAS 75265 3.5 4 4.5 5 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 TYPICAL CHARACTERISTICS Table of Graphs FIGURE Transient input voltage vs Time 3 Output voltage vs Input voltage 4 IO = 10 mA IO = 100 mA Input current vs Input voltage 5 6 Dropout voltage vs Output current 7 Quiescent current vs Output current 8 Load transient response 9 Line transient response 10 OUTPUT VOLTAGE vs INPUT VOLTAGE TRANSIENT INPUT VOLTAGE vs TIME 14 TJ = 25°C VI = 14 V + 46e(–t/0.230) for t ≥ 5 ms 50 IO = 10 mA TJ = 25°C 12 VO – Output Voltage – V V I – Transient Input Voltage – V 60 40 30 tr = 1 ms 20 10 TL75xM12 10 TL75xM10 8 TL75xM08 6 TL75xM05 4 2 0 0 0 100 200 300 400 500 600 0 2 t – Time – ms 4 6 8 10 12 14 VI – Input Voltage – V Figure 3 Figure 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 TYPICAL CHARACTERISTICS INPUT CURRENT vs INPUT VOLTAGE INPUT CURRENT vs INPUT VOLTAGE 200 350 IO = 10 mA TJ = 25°C 180 IO = 100 mA TJ = 25°C 300 TL75_M12 40 TL75_M10 60 TL75_M08 150 100 50 20 0 0 2 4 6 8 10 12 0 14 0 2 4 VI – Input Voltage – V 8 10 12 14 250 350 Figure 6 DROPOUT VOLTAGE vs OUTPUT CURRENT QUIESCENT CURRENT vs OUTPUT CURRENT 12 250 TJ = 25°C VI = 14 V TJ = 25°C 225 10 I Q – Quiescent Current – mA Dropout Voltage – mV 6 VI – Input Voltage – V Figure 5 200 175 150 125 100 8 6 4 2 75 50 0 0 50 100 150 200 250 300 0 20 IO – Output Current – mA 40 60 80 Figure 8 POST OFFICE BOX 655303 100 150 IO – Output Current – mA Figure 7 10 TL75_M12 80 200 TL75_M10 100 TL75_M08 120 250 TL75_M05 I I – Input Current – mA 140 TL75_M05 I I – Input Current – mA 160 • DALLAS, TEXAS 75265 TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS SLVS021H – JANUARY 1988 – REVISED JANUARY 2000 100 0 – 100 – 200 150 VI(NOM) = VO + 1 V ESR = 2 CL = 10 µF TJ = 25°C 100 50 0 0 50 100 150 200 t – Time – µs LINE TRANSIENT RESPONSE VO – Output Voltage – mV 20 mV/DIV LOAD TRANSIENT RESPONSE 200 VI(NOM) = VO + 1 V ESR = 2 IL = 20 mA CL = 10 µF TJ = 25°C VIN – Input Voltage – V 1 V/DIV IO – Output Current – mA VO – Output Voltage – mV TYPICAL CHARACTERISTICS 250 300 350 0 20 40 60 80 100 150 250 350 t – Time – µs Figure 9 Figure 10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated