74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Features General Description ■ 5V tolerant inputs and outputs The LCX574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The information presented to the D inputs is stored in the flip-flops on the LOW-toHIGH Clock (CP) transition. ■ 2.3V–3.6V VCC specifications provided ■ 7.5ns tPD max (VCC = 3.3V), 10µA ICC max ■ Power down high impedance inputs and outputs ■ Supports live insertion/withdrawal1 The LCX574 is functionally identical to the LCX374 except for the pinouts. ■ ±24mA output drive (VCC = 3.0V) ■ Implements patented noise/EMI reduction circuitry The LCX574 is designed for low voltage applications with capability of interfacing to a 5V signal environment. The LCX574 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation. ■ Latch-up performance exceeds JEDEC 78 conditions ■ ESD performance – Human body model > 2000V – Machine model > 200V ■ Leadless Pb-Free DQFN package Ordering Information Order Number Package Number Package Description 74LCX574WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74LCX574WM_NL3 M20B Pb-Free 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74LCX574SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74LCX574BQX2 MLP020B Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm 74LCX574MSA MSA20 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide 74LCX574MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74LCX574MTC_NL3 MTC20 Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Pb-Free package per JEDEC J-STD-020B. Notes: 1. To Ensure the high impedance state during power up or down, OE should be tied to VCC through a pull-up resistor: the minimum value of the resistor is determined by the current-sourcing capability of the driver. 2. DQFN package available in Tape and Reel only 3. “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only. ©2006 Fairchild Semiconductor Corporation 74LCX574 Rev. 2.0.0 1 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs February 2006 Pin Descriptions Pin Names Description D0 D1 D2 D3 D4 D5 D6 D7 CP D0–D7 Data Inputs CP Clock Pulse Input OE O0 O1 O2 O3 O4 O5 O6 O7 OE 3-STATE Output Enable Input O0–O7 3-STATE Outputs Truth Table Connection Diagrams Pin Assignments for SOIC, SOP, SSOP, TSSOP OE D0 D1 D2 D3 D4 D5 D6 D7 GND 1 20 2 19 3 18 4 17 5 16 6 7 15 14 8 13 9 12 10 11 Inputs VCC O0 O1 O2 O3 O4 O5 O6 O7 CP OE VCC 20 D0 2 19 O0 D1 3 18 O1 D2 4 17 O2 D3 5 16 O3 D4 6 15 O4 D5 7 14 O5 D6 8 13 O6 D7 9 12 O7 10 Q On Function H H L NC Z Hold H H H NC Z Hold H L H Z Load H H L Z Load L L H L Data Available L H L H Data Available L H L NC NC No Change in Data L H H NC NC No Change in Data H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance = LOW-to-HIGH Transition NC = No Change Pad Assignments for DQFN 1 Internal Outputs OE CP D Functional Description The LCX574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the loading of the flip-flops. 11 GND CP (Top View) Logic Diagram D0 D1 D2 D3 D4 D5 D6 D7 CP C Q D C Q D C Q D C Q D C Q D C Q D C Q D C Q D OE O0 O1 O2 O3 O4 O5 O6 O7 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. 2 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Logic Symbol Symbol Parameter Conditions Value Units VCC Supply Voltage −0.5 to +7.0 V VI DC Input Voltage −0.5 to +7.0 V VO DC Output Voltage −0.5 to +7.0 V Output in 3-STATE Output in HIGH or LOW State4 −0.5 to VCC + 0.5 IIK DC Input Diode Current VI < GND −50 mA IOK DC Output Diode Current VO < GND −50 mA VO > VCC +50 IO DC Output Source/Sink Current ±50 mA ICC DC Supply Current per Supply Pin ±100 mA IGND DC Ground Current per Ground Pin ±100 mA TSTG Storage Temperature −65 to +150 °C Recommended Operating Conditions5 Symbol VCC Parameter Supply Voltage VI Input Voltage VO Output Voltage IOH / IOL Output Current TA Free-Air Operating Temperature ∆t / ∆V Input Edge Rate Min. Max. Units Operating Conditions 2.0 3.6 V Data Retention 1.5 3.6 0 5.5 V HIGH or LOW State 0 VCC V 3-STATE 0 5.5 VCC = 3.0V − 3.6V ±24 VCC = 2.7V − 3.0V ±12 VCC = 2.3V − 2.7V ±8 VIN = 0.8V – 2.0V, VCC = 3.0V mA −40 85 °C 0 10 ns / V Notes: 4. IO Absolute Maximum Rating must be observed. 5. Unused inputs must be held HIGH or LOW. They may not float. 3 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Absolute Maximum Ratings The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. TA = −40°C to +85°C Symbol VIH VIL VOH VOL Parameter Conditions HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage LOW Level Output Voltage IOH = −100µA VCC (V) Min. 2.3 − 2.7 1.7 2.7 − 3.6 2.0 Max. Units V 2.3 − 2.7 0.7 2.7 − 3.6 0.8 2.3 − 3.6 VCC − 0.2 IOH = −8mA 2.3 1.8 IOH = −12mA 2.7 2.2 IOH = −18mA 3.0 2.4 IOH = −24mA 3.0 2.2 IOL = 100µA 2.3 − 3.6 0.2 V V IOL = 8mA 2.3 0.6 IOL = 12mA 2.7 0.4 IOL = 16mA 3.0 0.4 IOL = 24mA 3.0 0.55 V II Input Leakage Current 0 ≤ VI ≤ 5.5V 2.3 − 3.6 ±5.0 µA IOZ 3-STATE Output Leakage 0 ≤ VO ≤ 5.5V, VI = VIH or VIL 2.3 − 3.6 ±5.0 µA IOFF Power-Off Leakage Current VI or VO = 5.5V 0 10 µA ICC Quiescent Supply Current µA ∆ICC Increase in ICC per Input VI = VCC or GND 2.3 − 3.6 10 3.6V ≤ VI, VO ≤ 5.5V6 2.3 − 3.6 ±10 VIH = VCC −0.6V 2.3 − 3.6 500 µA AC Electrical Characteristics TA = −40°C to +85°C, RL = 500 Ω Symbol VCC = 3.3V ± 0.3V VCC = 2.7V VCC = 2.5 ± 0.2V CL = 50 pF CL = 50 pF CL = 30 pF Parameter Min. Max. Min. Max. Min. Max. Units fMAX Maximum Clock Frequency 150 tPHL, tPLH Propagation Delay, CP to On 1.5 8.5 1.5 9.5 1.5 10.5 ns tPZL, tPZH Output Enable Time 1.5 8.5 1.5 9.5 1.5 10.5 ns tPLZ, tPHZ Output Disable Time 1.5 6.5 1.5 7.0 1.5 7.8 ns tS Setup Time 2.5 tH Hold Time 1.5 1.5 2.0 ns tW Pulse Width 3.3 3.3 4.0 ns tOSHL, tOSLH Output to Output Skew7 MHz 2.5 1.0 4.0 ns ns Notes: 6. Outputs disabled or 3-STATE only. 7. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t OSHL) or LOW-toHIGH (tOSLH). 4 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs DC Electrical Characteristics TA = 25°C Symbol VOLP VOLV Parameter VCC (V) Typical Units CL = 50pF, VIH = 3.3V, VIL = 0V 3.3 0.8 V CL = 30pF, VIH = 2.5V, VIL = 0V 2.5 0.6 Quiet Output Dynamic Valley VOL CL = 50pF, VIH = 3.3V, VIL = 0V 3.3 −0.8 CL = 30pF, VIH = 2.5V, VIL = 0V 2.5 −0.6 Quiet Output Dynamic Peak VOL Conditions V Capacitance Symbol Parameter Conditions Typical Units CIN Input Capacitance VCC = Open, VI = 0V or VCC 7 pF COUT Output Capacitance VCC = 3.3V, VI = 0V or VCC 8 pF CPD Power Dissipation Capacitance VCC = 3.3V, VI = 0V or VCC, f = 10 MHz 25 pF 5 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Dynamic Switching Characteristics 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs AC Loading and Waveforms (Generic for LCX Family) VCC OPEN 500Ω TEST SIGNAL tPLH, tPHL tPZH, tPHZ tPZL, tPLZ GND DUT VI CL 500Ω Figure 1. AC Test Circuit (CL includes probe and jig capacitance) DATA IN Test Switch tPLH, tPHL Open tPZL, tPLZ 6V at VCC = 3.3 ± 0.3V VCC x 2 at VCC = 2.5 ± 0.2V tPZH, tPHZ GND VCC Vmi tpxx OUTPUT CONTROL GND DATA OUT DATA OUT Vmo tW DATA IN VCC Vmi tS tPLH Vmo OUTPUT CONTROL Vmi tPZL tPLZ Vmo VCC GND VCC GND trec MR OR CLEAR Vmo Vmi Setup Time, Hold Time and Recovery Time for Logic Propagation Delay, Pulse Width and trec Waveforms DATA OUT Vmi tS tPHL tH CONTROL INPUT Vmi OUTPUT Vmi GND trec CLOCK VOH VY Vmo 3-STATE Output High Enable and Disable Times for Logic Waveform for Inverting and Non-Inverting Functions CONTROL IN GND tPHZ tPZH tpxx VCC Vmi tr VCC tf GND ANY OUTPUT VX VOL 3-STATE Output Low Enable and Disable Times for Logic 90% 90% 10% 10% VOH VOL trise and tfall Figure 2. Waveforms (Input Characteristics; f =1MHz, tr = tf = 3ns) VCC Symbol 3.3V ± 0.3V 2.7V 2.5V ± 0.2V Vmi 1.5V 1.5V VCC / 2 Vmo 1.5V 1.5V VCC / 2 Vx VOL + 0.3V VOL + 0.3V VOL + 0.15V Vy VOH − 0.3V VOH − 0.3V VOH − 0.15V 6 74LCX574 Rev. 2.0.0 www.fairchildsemi.com Input Stage P2 P1 VCC Data ESD P5 D2 N+/P– X1 VDD N1 N2 GTO™ Output Input Stage D6 N+/P– P4 P3 N5 Enable N4 ESD D4 N+/P– N3 7 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Schematic Diagram (Generic for LCX Family) Tape Format for DQFN Package Designator Tape Section Number Cavities Cavity Status Cover Tape Status BQX Leader (Start End) 125 (typ) Empty Sealed Carrier 3000 Filled Sealed Trailer (Hub End) 75 (typ) Empty Sealed Tape Dimensions inches (millimeters) Reel Dimensions inches (millimeters) Tape Size A B C D N W1 W2 12 mm 13.0 (330.0) 0.059 (1.50) 0.512 (13.00) 0.795 (20.20) 2.165 (55.00) 0.488 (12.4) 0.724 (18.4) 8 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Tape and Reel Specification 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 9 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Physical Dimensions (Continued) inches (millimeters) unless otherwise noted Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D 10 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Physical Dimensions (Continued) inches (millimeters) unless otherwise noted Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm Package Number MLP020B 11 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20 12 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 13 74LCX574 Rev. 2.0.0 www.fairchildsemi.com The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx™ FAST® ActiveArray™ FASTr™ Bottomless™ FPS™ Build it Now™ FRFET™ CoolFET™ GlobalOptoisolator™ CROSSVOLT™ GTO™ DOME™ HiSeC™ EcoSPARK™ I2C™ E2CMOS™ i-Lo™ EnSigna™ ImpliedDisconnect™ FACT™ IntelliMAX™ FACT Quiet Series™ Across the board. Around the world.™ The Power Franchise® Programmable Active Droop™ ISOPLANAR™ LittleFET™ MICROCOUPLER™ MicroFET™ MicroPak™ MICROWIRE™ MSX™ MSXPro™ OCX™ OCXPro™ OPTOLOGIC® OPTOPLANAR™ PACMAN™ POP™ Power247™ PowerEdge™ PowerSaver™ PowerTrench® QFET® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ µSerDes™ ScalarPump™ SILENT SWITCHER® SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TCM™ TinyLogic® TINYOPTO™ TruTranslation™ UHC™ UltraFET® UniFET™ VCX™ Wire™ DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILDíS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component is any component of a life 1. Life support devices or systems are devices or support device or system whose failure to perform can systems which, (a) are intended for surgical implant into be reasonably expected to cause the failure of the life the body, or (b) support or sustain life, or (c) whose support device or system, or to affect its safety or failure to perform when properly used in accordance with instructions for use provided in the labeling, can be effectiveness. reasonably expected to result in significant injury to the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Product Status Definition Advance Information Formative or In Design This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. Preliminary First Production This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. No Identification Needed Full Production This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. Obsolete Not In Production This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. Rev. I18 14 74LCX574 Rev. 2.0.0 www.fairchildsemi.com 74LCX574 Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs TRADEMARKS