ACTIVE-SEMI ACT364

ACT364
Rev 4, 14-Nov-12
High Performance ActivePSRTM Primary Switching Regulator
FEATURES
few external components.
• Patented Primary Side Regulation
The ACT364 ensures safe operation with complete
protection against all fault conditions. Built-in
protection circuitry is provided for output shortcircuit, output over-voltage, line under-voltage, and
over temperature conditions.
Technology
• No Opto-Coupler
• Suitable Operation Frequency up to 85kHZ
• Best-in-Class Constant Voltage, Constant
The ACT364 ActivePSRTM is optimized for high
performance, cost-sensitive applications, and
utilizes Active-Semi’s proprietary primary-side
feedback architecture to provide accurate constant
voltage, constant current (CV/CC) regulation
without the need of an opto-coupler or reference
device. Integrated line and primary inductance
compensation circuitry provides accurate constant
current operation despite wide variations in line
voltage and primary inductance. Integrated output
cord resistance compensation further enhances
output accuracy. The ACT364 achieves excellent
regulation and transient response, yet requires less
than 150mW of standby power.
Current Accuracy
•
•
•
•
Low EMI
Proprietary Fast Startup Circuit
Built-in Soft-Start Circuit
Integrated Line and Primary Inductance
Compensation
• Integrated Programmable Output Cord
Resistance Compensation
• Line Under-Voltage, Output Over-Voltage,
Output Short-Circuit and Over-Temperature
Protection
The ACT364 is optimized for compact size 2W to
6.3W charger applications. It is available in spacesaving 6 pin SOT23-6 package.
• Complies with all Global Energy Efficiency
and CEC Average Efficiency Standards
• Adjustable Power from 2W to 6.3W
• Minimum External Components
• Tiny SOT23-6 Package
Figure 1:
Simplified Application Circuit
APPLICATIONS
• Chargers for Cell Phones, PDAs, MP3,
Portable Media Players, DSCs, and Other
Portable Devices and Appliances
• RCC Adapter Replacements
• Linear Adapter Replacements
• Standby and Auxiliary Supplies
GENERAL DESCRIPTION
The ACT364 belongs to the high performance
patented ActivePSRTM Family of Universal-input
AC/DC off-line controllers for battery charger and
adapter applications. It is designed for flyback
topology working in discontinuous conduction mode
(DCM). The ACT364 meets all of the global energy
efficiency regulations (CEC, European Blue Angel,
and US Energy Star standards) while using very
Innovative PowerTM
-1-
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
ORDERING INFORMATION
PART NUMBER
TEMPERATURE RANGE
PACKAGE
PINS
PACKING
METHOD
TOP MARK
ACT364US-T
-40°C to 85°C
SOT23-6
6
TAPE & REEL
FSCS
PIN CONFIGURATION
SOT23-6
ACT364US-T
PIN DESCRIPTIONS
PIN
NAME
1
SW
2
GND
3
BD
4
VDD
5
FB
Feedback Pin. Connect this pin to a resistor divider network from the auxiliary winding.
6
CS
Current Sense Pin. Connect an external resistor (RCS) between this pin and ground to set peak
current limit for the primary switch. The peak current limit is set by (0.396V × 0.9) / RCS. For more
detailed information, see Application Information.
Innovative PowerTM
DESCRIPTION
Switch Drive. Switch node for the external NPN transistor. Connect this pin to the external power
NPN’s emitter. This pin also supplies current to VDD during startup.
Ground.
Base Drive. Base driver for the external NPN transistor.
Power Supply. This pin provides bias power for the IC during startup and steady state operation.
-2-
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
ABSOLUTE MAXIMUM RATINGSc
PARAMETER
VALUE
UNIT
-0.3 to + 28
V
100
mA
-0.3 to + 6
V
Internally limited
A
Maximum Power Dissipation (derate 4.5mW/˚C above TA = 50˚C)
0.45
W
Junction to Ambient Thermal Resistance (θJA)
220
˚C/W
Operating Junction Temperature
-40 to 150
˚C
Storage Junction
-55 to 150
˚C
300
˚C
VDD, BD, SW to GND
Maximum Continuous VDD Current
FB, CS to GND
Continuous SW Current
Lead Temperature (Soldering, 10 sec)
c: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may
affect device reliability.
ELECTRICAL CHARACTERISTICS
(VDD = 14V, VOUT = 5V, LP = 1.5mH, NP = 140, NS = 7, NA = 19, TA = 25°C, unless otherwise specified.)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Supply
VDD Turn-On Voltage
VDDON
VDD Rising from 0V
17.6
18.6
19.6
V
VDD Turn-Off Voltage
VDDOFF
VDD Falling after Turn-on
5.25
5.5
5.75
V
IDD
VDD = 14V, after Turn-on
1
2
mA
VDD = 14V, before Turn-on
25
45
µA
1
µA
Supply Current
Start Up Supply Current
IDDST
BD Current during Startup
IBDST
Internal Soft Startup Time
10
ms
Oscillator
Switching Frequency
Maximum Switching Frequency
fSW
100% VOUTCV @ full load
80
25% VOUTCV @ full load
40
kHz
FCLAMP
85
100
110
kHz
DMAX
65
75
85
%
Effective FB Voltage
VFB
2.176
2.200
2.224
V
FB Leakage Current
IFBLK
100
nA
Maximum Duty Cycle
Feedback
Output Cable Resistance
Compensation
Innovative PowerTM
DVCOMP
No RCORD between VDD and SW
0
RCORD = 300k
3
RCORD = 150k
6
RCORD = 75k
9
RCORD = 33k
12
-3-
%
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
ELECTRICAL CHARACTERISTICS CONT’D
(VDD = 14V, VOUT = 5V, LP = 1.5mH, NP = 140, NS = 7, NA = 19, TA = 25°C, unless otherwise specified.)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
600
mA
412
mV
Current Limit
SW Current Limit Range
CS Current Limit Threshold
100
ILIM
VCSLIM
tOFF_DELAY = 0
Leading Edge Blanking Time
380
396
200
300
ns
Driver Outputs
Switch ON-Resistance
RON
SW Off Leakage Current
ISW = 50mA
1.6
VSW = VDD = 22V
3
Ω
5
µA
VDDON
+4
V
Protection
VDD Latch-Off Voltage
VDDON
+2
VDDOVP
VDDON
+3
Thermal Shutdown Temperature
135
˚C
Thermal Hysteresis
20
˚C
116
µA
Line UVLO
IFBUVLO
FUNCTIONAL BLOCK DIAGRAM
Innovative PowerTM
-4-
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
FUNCTIONAL DESCRIPTION
increases to ramp up the switch current to bring the
secondary output back to regulation. The output
regulation voltage is determined by the following
relationship:
As shown in the Functional Block Diagram, to
regulate the output voltage in CV (constant voltage)
mode, the ACT364 compares the feedback voltage
at FB pin to the internal reference and generates an
error signal to the pre-amplifier. The error signal,
after filtering out the switching transients and
compensated with the internal compensation
network, modulates the external NPN transistor
peak current at CS pin with current mode PFWM
(Pulse Frequency and Width Modulation) control.
To regulate the output current in CC (constant
current) mode, the oscillator frequency is modulated
by the output voltage.
⎛
R
VOUTCV = 2 . 20 V × ⎜⎜1 + FB 1
R FB 2
⎝
(1)
where RFB1 (R5) and RFB2 (R6) are top and bottom
feedback resistor, NS and NA are numbers of
transformer secondary and auxiliary turns, and VD
is the rectifier diode forward drop voltage at
approximately 0.1A bias.
SW is a driver output that drives the emitter of an
external high voltage NPN transistor. This baseemitter-drive method makes the drive circuit the
most efficient.
Standby (No Load) Mode
In no load standby mode, the ACT364 oscillator
frequency is further reduced to a minimum
frequency while the current pulse is reduced to a
minimum level to minimize standby power. The
actual minimum switching frequency is
programmable with an output preload resistor.
Fast Startup
VDD is the power supply terminal for the ACT364.
During startup, the ACT364 typically draws only
20μA supply current. The startup resistor from the
rectified high voltage DC rail supplies current to the
base of the NPN transistor. This results in an
amplified emitter current to VDD through the SW
pin via Active-Semi's proprietary fast-startup
circuitry until it exceeds the VDDON threshold 19V. At
this point, the ACT364 enters internal startup mode
with the peak current limit ramping up in 10ms.
After switching starts, the output voltage begins to
rise. The VDD bypass capacitor must supply the
ACT364 internal circuitry and the NPN base drive
until the output voltage is high enough to sustain
VDD through the auxiliary winding. The VDDOFF
threshold is 5.5V; therefore, the voltage on the VDD
capacitor must remain above 5.5V while the output
is charging up.
Loop Compensation
The ACT364 integrates loop compensation circuitry
for simplified application design, optimized transient
response, and minimal external components.
Output Cable Resistance Compensation
The ACT364 provides programmable output cable
resistance compensation during constant voltage
regulation, monotonically adding an output voltage
correction up to predetermined percentage at full
power. There are four levels to program the output
cable compensation by connecting a resistor (R10
in Figure 3) from the SW pin to VDD pin. The
percentage at full power is programmable to be 3%,
6%, 9% or 12%, and by using a resistor value of
300k, 150k, 75k or 33k respectively. If there is no
resistor connection, there is no cord compensation.
Constant Voltage (CV) Mode Operation
This feature allows for better output voltage
accuracy by compensating for the output voltage
droop due to the output cable resistance.
In constant voltage operation, the ACT364 captures
the auxiliary flyback signal at FB pin through a
resistor divider network R5 and R6 in Figure 6. The
signal at FB pin is pre-amplified against the internal
reference voltage, and the secondary side output
voltage is extracted based on Active-Semi's
proprietary filter architecture.
Constant Current (CC) Mode Operation
When the secondary output current reaches a level
set by the internal current limiting circuit, the
ACT364 enters current limit condition and causes
the secondary output voltage to drop. As the output
voltage decreases, so does the flyback voltage in a
proportional manner. An internal current shaping
circuitry adjusts the switching frequency based on
the flyback voltage so that the transferred power
remains proportional to the output voltage, resulting
This error signal is then amplified by the internal
error amplifier. When the secondary output voltage
is above regulation, the error amplifier output
voltage decreases to reduce the switch current.
When the secondary output voltage is below
regulation, the error amplifier output voltage
Innovative PowerTM
⎞ NS
⎟⎟ ×
− VD
⎠ NA
-5-
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
FUNCTIONAL DESCRIPTION CONT’D
in a constant secondary side output current profile.
The energy transferred to the output during each
switching cycle is ½(LP × ILIM2) × η, where LP is the
transformer primary inductance, ILIM is the primary
peak current, and η is the conversion efficiency.
From this formula, the constant output current can
be derived:
IOUTCC =
⎛ 0 . 396 V × 0 . 9
1
× LP × ⎜⎜
2
R CS
⎝
2
⎞
⎛ η × fSW
⎟⎟ × ⎜⎜
⎠
⎝ VOUTCV
⎞
⎟⎟
⎠
die temperature. The typical over temperature
threshold is 135°C with 20°C hysteresis. When the
die temperature rises above this threshold the
ACT364 is disabled until the die temperature falls
by 20°C, at which point the ACT364 is re-enabled.
TYPICAL APPLICATION
Design Example
(2)
The design example below gives the procedure for
a DCM flyback converter using the ACT364. Refer
to Application Circuit in Figure 6, the design for a
charger application starts with the following
specification:
where fSW is the switching frequency and VOUTCV is
the nominal secondary output voltage.
The constant current operation typically extends
down to lower than 40% of nominal output voltage
regulation.
Input Voltage Range
Primary Inductance Compensation
The ACT364 integrates a built-in proprietary
(patent-pending) primary inductance compensation
circuit to maintain constant current regulation
despite variations in transformer manufacturing.
The compensated range is ±7%.
Primary Inductor Current Limit Compensation
5W
Output Voltage, VOUTCV
5.0V
Full Load Current, IOUTFL
1A
OCP Current, IOUTMAX
1.3A
Transformer Efficiency, ηxfm
0.89
System Efficiency CC, ηsystem
0.69
System Efficiency CV, η
0.70
The operation for the circuit shown in Figure 3 is as
follows: the rectifier bridge D1−D4 and the capacitor
C1/C2 convert the AC line voltage to DC. This
voltage supplies the primary winding of the
transformer T1 and the startup resistor R7/R8. The
primary power current path is formed by the
transformer’s primary winding, the NPN transistor,
the ACT364 internal MOSFET and the current
sense resistor R9. The network consisting of
capacitor C4 and diode D6 provides a VDD supply
voltage for ACT364 from the auxiliary winding of the
transformer. C4 is the decoupling capacitor of the
supply voltage and energy storage component for
startup. The diode D8 and the capacitor C5 rectifies
and filters the output voltage. The resistor divider
consisting of R5 and R6 programs the output
voltage.
The ACT364 integrates a primary inductor peak
current limit compensation circuit to achieve
constant input power over line and load ranges.
Protection
The ACT364 incorporates multiple protection
functions including over-voltage, over-current and
over-temperature.
Output Short Circuit Protection
When the secondary side output is short circuited,
the ACT364 enters hiccup mode operation. In this
condition, the VDD voltage drops below the VDDOFF
threshold and the auxiliary supply voltage
collapses. This turns off the ACT364 and causes it
to restart. This hiccup behavior continues until the
short circuit is removed.
The minimum and maximum DC input voltages can
be calculated:
Output Over Voltage Protection
The ACT364 includes output over-voltage
protection circuitry, which shuts down the IC when
the output voltage is 40% above the normal
regulation voltage for 4 consecutive switching
cycles. The ACT364 enters hiccup mode when an
output over voltage fault is detected.
VINDCMIN = 2V
2
ACMIN
−
1
− tC )
2 fL
η × CIN
2 POUT (
(3)
1
2 × 5(
− 3.5 ms )
2
2 × 50
≈ 90V
= 2 × 85 −
70 % × 2 × 6.8 μF
Over Temperature Shutdown
VINDCMAX = 2 × VACMAX = 2 × 265 = 375V
The thermal shutdown circuitry detects the ACT364
Innovative PowerTM
85VAC - 265VAC, 50/60Hz
Output Power, PO
-6-
(4)
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
TYPICAL APPLICATION CONT’D
where η is the estimated circuit efficiency, fL is the
line frequency, tC is the estimated rectifier
conduction time, CIN is empirically selected to be
2 × 6.8µF electrolytic capacitors based on the
3µF/W rule of thumb.
VINDCMAX × (VOUTCV + VDS ) 375 × ( 5 + 0.4 )
=
= 75V
VDREV − VOUTCV
40 × 0.8 − 5
2 × I IN
2 × 79 . 36
=
= 352 . 7 mA
D
45 %
The auxiliary to secondary turns ratio NA/NS:
NA
VDD +VDA +VR
14 + 0.38 +1
=
=
= 2.7
NS VOUTCV +VDS +VCORD 5 + 0.40 + 0.3
NA
× N S = 2 . 7 × 7 = 19
NS
(13)
0.9 ×VCSLIM
(IOUTFL+ IOUTMAX) ×VOUT
=
0.9 × 0.396
= 0.983R
(1 +1.3) ×5
(14)
⎛ 0.69⎞
1.5 ×75× ⎜
⎟
⎝ 0.89⎠
are
NA LP
19 1.5
×
×K =
×
× 245122 ≈ 49.9k
NP RCS
140 1
selected
(15)
Where K is IC constant and K = 245122.
R FB 2 =
=
(6)
VFB
(VOUTCV + VDS )
NA
− VFB
NS
R FB1
(16)
2 .20
× 49 .9 = 8 .87 k
( 5 + 0 .4 ) × 2 .7 − 2 .20
When selecting the output capacitor, a low ESR
electrolytic capacitor is recommended to minimize
ripple from the current ripple. The approximate
equation for the output capacitance value is given by:
(7)
COUT =
(8)
IOUTCC × D
1 × 0.45
=
= 120μF
fSW ×△VRIPPLE 75kHz× 50mV
(17)
A 470µF electrolytic capacitor is used to keep the
ripple small.
PCB Layout Guideline
Good PCB layout is critical to have optimal
performance. Decoupling capacitor (C4), current
sense resistor (R9) and feedback resistor (R5/R6)
should be placed close to VDD, CS and FB pins
respectively. There are two main power path loops.
One is formed by C1/C2, primary winding, NPN
transistor and the ACT364. The other is the
secondary winding, rectifier D8 and output
capacitors (C5). Keep these loop areas as small as
possible. Connect high current ground returns, the
input capacitor ground lead, and the ACT364 G pin
(9)
(10)
Where VDA is diode forward voltage of the auxiliary
side and VR is the resister voltage.
An EFD15 transformer gapped core with an
effective inductance ALE of 76nH/T2 is selected.
The number of turns of the primary winding is:
Innovative PowerTM
NA =
RFB1 =
ACT364 needs to work in DCM in all conditions,
thus NP/NS should meet
LP × IPK
LP × IPK
0.9
N
+
<
⇒ P > 16
NP fSW
VINDCMIN (V
NS
OUTCV + VDS ) ×
NS
(12)
The voltage feedback resistors
according to below equation:
(5)
The primary inductance of the transformer:
V
×D
90 × 45%
LP = INDCMIN
=
≈ 1.5mH
IPK × fSW
352.7mA×75kHz
NS
1
× NP =
× 140 = 7
NP
20
⎞
⎛η
LP × fSW × ⎜⎜ system⎟⎟
η
⎝ xfm ⎠
The maximum input primary peak current at full
load base on duty of 45%:
I PK =
NS =
RCS =
The maximum duty cycle is set to be 45% at low
line voltage 85VAC and the circuit efficiency is
estimated to be 70%. Then the full load input
current is:
VOUTCV × IOUTPL
5 ×1
=
= 79 .36 mA
VINDCMIN × η
90 × 70 %
(11)
The current sense resistance (RCS) determines the
current limit value based on the following equation:
where VDS is the Schottky diode forward voltage,
VDREV is the maximum reverse voltage rating of the
diode and VOUTCV is the output voltage.
IIN =
1 . 5 mH
= 140
76 nH / T 2
The number of turns of secondary and auxiliary
windings can be derived when Np/Ns=20:
When the transistor is turned off, the voltage on the
transistor’s collector consists of the input voltage
and the reflected voltage from the transformer’s
secondary winding. There is a ringing on the rising
top edge of the flyback voltage due to the leakage
inductance of the transformer. This ringing is
clamped by a RCD network if it is used. Design this
clamped voltage as 50V below the breakdown of
the NPN transistor. The flyback voltage has to be
considered with selection of the maximum reverse
voltage rating of secondary rectifier diode. If a 40V
Schottky diode is used, then the flyback voltage can
be calculated:
VRO =
LP
=
ALE
NP =
-7-
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
TYPICAL APPLICATION CONT’D
to a single point (star ground configuration).
VFB Sampling Waveforms
ACT364 senses the output voltage information
through the VFB waveforms. Proper VFB waveforms
are required for IC to operate in a stable status. To
avoid mis-sampling, 1.5µs blanking time is added to
blank the ringing period due to the leakage
inductance and the circuit parasitic capacitance.
Figure 2 is the recommended VFB waveform to
guarantee the correct sampling point so that the
output information can be sent back into the IC to
do the appropriate control.
Figure 2:
1.5µs
Innovative PowerTM
-8-
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
Figure 3:
Universal VAC Input, 5V/1A Output Charger
Table 1:
ACT364 Bill of Materials
ITEM
REFERENCE
1
U1
2
C1, C2
3
DESCRIPTION
QTY
MANUFACTURER
IC, ACT364US-T, SOT23-6
1
Active-Semi
Capacitor, Electrolytic, 4.7µF/400V, 8 × 12mm
2
KSC
C3
Capacitor, Ceramic,1000pF/500V,1206,SMD
1
POE
4
C4
Capacitor, Electrolytic, 4.7µF/35V, 5 × 11mm
1
KSC
5
C5
Capacitor, Electrolytic, 680µF/10V, 8 × 12mm
1
KSC
6
C9
Capacitor, Ceramic,1000pF/50V,0805,SMD
1
POE
7
BD1
Bridge,B6S,600V/0.5A,MDI,SMD
1
PANJIT
8
D5,D6
Diode, Ultra Fast, FR107,1000V/1.0A, DO-41
2
Good-Ark
9
D8
Diode, Schottky, 40V/3A, SB340, DO-15
1
Good-Ark
10
L1
Axial Inductor, 1.5mH, 0410, DIP
1
Amode Tech
11
Q1
Transistor, NPN, 700V,1.5A, D13003, TO-126
1
Huawei
12
FR1
Fusible Resistor, 1W, 10Ω, 5%
1
TY-OHM
13
R1,R4
Chip Resistor, 22Ω, 0805, 5%
2
TY-OHM
14
R2
Chip Resistor, 750k, 1206, 5%
1
TY-OHM
15
R3
Chip Resistor, 470Ω, 1206, 5%
1
TY-OHM
16
R5
Chip Resistor, 49.9k, 0805, 1%
1
TY-OHM
17
R6
Chip Resistor, 8.87k, 0805, 1%
1
TY-OHM
18
R7,R8
Chip Resistor, 5.1MΩ, 1206, 5%
2
TY-OHM
19
R9
Chip Resistor, 1.0Ω, 1206, 1%
1
TY-OHM
20
R10
Chip Resistor, 162k, 0805, 5%
1
TY-OHM
21
R11
Chip Resistor, 1.1k, 0805, 5%
1
TY-OHM
22
R13
Chip Resistor, 10Ω, 0805, 5%
1
TY-OHM
23
T1
Transformer, LP = 1.5mH±7%, EFD15
1
Innovative PowerTM
-9-
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
TYPICAL PERFORMANCE CHARACTERISTICS CONT’D
(Circuit of Figure 6, unless otherwise specified.)
Start Up Supply Current vs. Temperature
VDD ON/OFF Voltage vs. Temperature
VDDON
16.5
26
24
14.5
IDDST (µA)
VDDON and VDDOFF (V)
18.5
ACT364-008
28
ACT364-007
20.5
12.5
10.5
22
20
18
8.5
VDDOFF
6.5
16
4.5
14
0
25
50
75
0
Temperature (°C)
50
75
Normalized ILIM vs. Temperature
FB Voltage vs. Temperature
1.01
Normalized ILIM (mA)
2.20
ACT364-010
1.02
ACT364-009
2.25
VFB (V)
25
Temperature (°C)
2.15
2.10
2.05
1.00
0.99
0.98
0.97
0.96
2.00
0.95
0
25
50
75
0
Temperature (°C)
25
50
75
Temperature (°C)
Internal MOSFET RON vs. Temperature
ACT364-012
2.4
2.0
RON (Ω)
1.6
1.2
0.8
0.4
0.0
0
25
50
75
Temperature (°C)
Innovative PowerTM
- 10 -
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ACT364
Rev 4, 14-Nov-12
PACKAGE OUTLINE
SOT23-6 PACKAGE OUTLINE AND DIMENSIONS
D
θ
0.2
SYMBOL
E
E1
c
e
A
A1
A2
e1
DIMENSION IN
MILLIMETERS
DIMENSION IN
INCHES
MIN
MAX
MIN
MAX
A
-
1.450
-
0.057
A1
0.000
0.150
0.000
0.006
A2
0.900
1.300
0.035
0.051
b
0.300
0.500
0.012
0.020
c
0.080
0.220
0.003
0.009
L
b
D
2.900 BSC
0.114 BSC
E
1.600 BSC
0.063 BSC
E1
2.800 BSC
0.110 BSC
e
0.950 BSC
0.037 BSC
e1
1.900 BSC
0.075 BSC
L
0.300
0.600
0.012
0.024
θ
0°
8°
0°
8°
Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each
product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use
as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of
the use of any product or circuit described in this datasheet, nor does it convey any patent license.
Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact
sales@active-semi.com or visit http://www.active-semi.com.
is a registered trademark of Active-Semi.
Innovative PowerTM
- 11 -
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.