CYPRESS CY8CLED03D01

CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
PowerPSoC® Intelligent LED Driver
1. Features
■ Integrated Power Peripherals
❐ Four internal 32V low side N-Channel power
FETs
• RDS(ON)– 0.5Ω for 1.0A devices
• Up to 2 MHz configurable switching frequency
❐ Four hysteretic controllers
• Independently programmable upper and
lower thresholds
• Programmable minimum on/off timers
❐ Four low side gate drivers with programmable
drive strength
❐ Four precision high side current sense amplifiers
❐ Three 16-bit LED dimming modulators: PrISM,
DMM, and PWM
❐ Six fast response (100 ns) voltage comparators
❐ Six 8-bit reference DACs
❐ Built-in switching regulator eliminates external
5V supply
❐ Multiple topologies including floating load buck,
floating load buck-boost, and boost
■ M8C CPU Core
❐ Processor speeds up to 24 MHz
■ Advanced Peripherals (PSoC® Blocks)
❐ Capacitive sensing application capability
❐ DMX512 interface
❐ DALI interface
❐ I2C master or slave
❐ Full-duplex UARTs
❐ Multiple SPI masters or slaves
❐ Integrated temperature sensor
❐ Up to 12-bit ADCs
■
■
■
■
❐ LED based express drivers
❐ Binning compensation
❐ Temperature feedback
■ Applications
❐ Stage LED lighting
❐ Architectural LED lighting
❐ General purpose LED lighting
❐ Automotive and emergency vehicle LED lighting
❐ Landscape LED lighting
❐ Display LED lighting
❐ Effects LED lighting
❐ Signage LED lighting
■ Device Options
❐ CY8CLED04D0x
• Four internal FETs with 0.5A and 1.0A options
• Four external gate drivers
❐ CY8CLED04G01
• Four external gate drivers
❐ CY8CLED03D0x
• Three internal FETs with 0.5A and 1.0A
options
• Three external gate drivers
❐ CY8CLED03G01
• Three external gate drivers
❐ CY8CLED02D01
• Two 1.0A internal FETs
• Two external gate drivers
❐ CY8CLED01D01
• One 1.0A internal FET
• One external gate driver
❐ 6 to 12-bit incremental ADCs
❐ Up to 9-bit DACs
❐ Programmable gain amplifiers
❐ Programmable filters and comparators
❐ 8 to 32-bit timers and counters
❐ Complex peripherals by combining blocks
❐ Configurable to all GPIO pins
Programmable Pin Configurations
❐ 25 mA sink on all GPIO and function pins
❐ Pull up, pull down, high Z, strong, or open drain
drive modes on all GPIO and function pins
❐ Up to 10 analog inputs on GPIO
❐ Two 30 mA analog outputs on GPIO
❐ Configurable interrupt on all GPIO
Flexible On-chip Memory
❐ 16K Flash program storage 50,000 erase and
write cycles
❐ 1K SRAM data storage
❐ In-System Serial Programming (ISSP)
❐ Partial Flash updates
❐ Flexible protection modes
❐ EEPROM emulation in Flash
Complete Development Tools
❐ Free development software: PSoC Designer
5.0™
❐ Full featured, In-Circuit Emulator and Programmer
❐ Full speed emulation
❐ Complex breakpoint structure
❐ 128 kBytes trace memory
Visual Embedded Design
■ 56-pin QFN Package
Figure 1-1. PowerPSoC Architectural Block Diagram
Port 1
Port 0
Analog
Drivers
FN0
CSA
Interupt Bus
SYSTEM BUS
Analog Mux Bus
Global Digital Interconnect
Clock Signals
Supervisory ROM Flash Nonvolatile
Memory(16 K)
( SROM)
CPU
(M8C)
Core
Sleep and
Watchdog
System Bus
24 MHz Internal Main
Oscillator( IMO)
Internal Low Speed
Oscillator ( ILO)
Decoder
GDRV
C3
DAC
Hysteretic
PWM
GDRV
DAC
Hysteretic
PWM
GDRV
DAC
Hysteretic
PWM
GDRV
C4
C6
ANALOG SYSTEM
Analog PSoC
Block Array
DBB 00 DBB 01 DCB 02 DCB 03
Hysteretic
PWM
C2
C5
DIGITAL SYSTEM
DAC
Power
FETs (HV)
C1
Multiple Clock Sources
Digital PSoC Block Array
Gate
Driver(LV)
Analog Block
CT
CT
DBB 01 DBB 11 DCB 12 DCB13
SC
SC
2 Digital Rows
SC
SC
Comparator
Bank
Analog
Ref
DAC
AINX
Power System Digital Bus
Interrupt
Controller
PrISM/ DMM /
PWM
Power System Analog Bus
SRAM
(1 K bytes)
CORE
PWM Controller
Channels( LV)
Logic Core
Global Analog Interconnect
PSoC
CSA
Chbond_bus
Port 2
DAC
DAC
2Analog Columns
DAC Bank
Vref
Digital
Clocks
MACs
(2)
Decimator
( Type2)
POR and LVD
I2C
System Resets
Internal
IO Analog
Voltage
Multiplexer
Reference
PSoC SYSTEM RESOURCES
Cypress Semiconductor Corporation
Document Number: 001-46319 Rev. *G
POWER PERIPHERALS
SW Regulator
CSA
•
198 Champion Court
•
CSA
San Jose, CA 95134-1709
•
408-943-2600
Revised July 20, 2009
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
2. Logic Block Diagrams
Figure 2-1. CY8CLED04D0x Logic Block Diagram
SW0
CSA0
DAC0
CSP0
CSN0
Gate Drive 0
Hysteretic Mode
Controller 0
DAC1
PGND0
External
Gate Drive 0
GD 0
SW1
CSA1
Gate Drive 1
DAC2
CSP1
CSN1
Hysteretic Mode
Controller 1
Analog Mux
DAC3
CSA2
CSP2
CSN2
PGND1
External
Gate Drive 1
Gate Drive 2
DAC4
Hysteretic Mode
Controller 2
DAC5
CSA3
External
Gate Drive 2
Gate Drive 3
DAC6
CSP3
CSN3
Hysteretic Mode
Controller 3
External
Gate Drive 3
SW2
PGND2
GD 2
SW3
PGND3
GD 3
FN0
DAC7
GD 1
FN0{0,1,2,3}
Comp 13
Comp 12
Comp 11
Comp 9
Comp 8
4
Comp 10
Digital Mux
4
4 Channel PWM/
PrISM/DMM
Analog Mux
DAC13
DAC12
DAC11
DAC10
6
DAC9
DAC8
SREGHVIN
From Analog Mux
SREGSW
Auxiliary
Power
Regulator
SREGCSP
SREGCSN
SREGFB
AINX
System Bus
SREGCOMP
Global Digital Interconnect
Global Analog Interconnect
Flash 16K
PORT1{0,1,4,5,7}
PORT0{3,4,5,7}
Sleep and
Watchdog
CPU Core (M8C)
Interrupt
Controller
PORT2{2}
Port 0
SROM
Port 1
SRAM
1K
Port 2
PSoC CORE
Clock Sources
(Includes IMO and ILO)
DIGITAL SYSTEM
ANALOG SYSTEM
Analog Ref.
Digital
Block
Array
Digital
Clocks
2 MACs
Analog
Block Array
Decimator Type
2
I2C
POR and LVD
System Resets
Internal
Voltage Ref.
Analog
Input Muxing
SYSTEM RESOURCES
Document Number: 001-46319 Rev. *G
Page 2 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 2-2. CY8CLED04G01 Logic Block Diagram
CSA0
DAC0
CSP0
CSN0
Hysteretic Mode
Controller 0
DAC1
CSA1
External
Gate Drive 0
GD 0
Hysteretic Mode
Controller 1
External
Gate Drive 1
GD 1
Hysteretic Mode
Controller 2
External
Gate Drive 2
GD 2
Hysteretic Mode
Controller 3
External
Gate Drive 3
GD 3
DAC2
CSP1
CSN1
Analog Mux
DAC3
CSA2
CSP2
CSN2
DAC4
DAC5
CSA3
DAC6
CSP3
CSN3
FN0
DAC7
FN0{0,1,2,3}
Comp 13
Comp 12
Comp 11
Comp 9
4
Comp 8
4
Comp 10
Digital Mux
4 Channel PWM/
PrISM/DMM
Analog Mux
DAC13
DAC12
DAC11
DAC10
6
DAC9
DAC8
SREGHVIN
From Analog Mux
SREGSW
Auxiliary
Power
Regulator
SREGCSP
SREGCSN
SREGFB
AINX
System Bus
SREGCOMP
Global Digital Interconnect
Global Analog Interconnect
Flash 16K
PORT1{0,1,4,5,7}
PORT0{3,4,5,7}
Sleep and
Watchdog
CPU Core (M8C)
Interrupt
Controller
PORT2{2}
Port 0
SROM
Port 1
SRAM
1K
Port 2
PSoC CORE
Clock Sources
(Includes IMO and ILO)
DIGITAL SYSTEM
ANALOG SYSTEM
Analog Ref.
Digital
Block
Array
Digital
Clocks
2 MACs
Analog
Block Array
Decimator Type
2
I2C
POR and LVD
System Resets
Internal
Voltage Ref.
Analog
Input Muxing
SYSTEM RESOURCES
Document Number: 001-46319 Rev. *G
Page 3 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 2-3. CY8CLED03D0x Logic Block Diagram
SW0
CSA0
DAC0
CSP0
CSN0
Gate Drive 0
Hysteretic Mode
Controller 0
DAC1
PGND0
External
Gate Drive 0
GD 0
SW1
CSA1
Gate Drive 1
DAC2
CSP1
CSN1
Hysteretic Mode
Controller 1
Analog Mux
DAC3
CSA2
CSP2
PGND1
External
Gate Drive 1
Gate Drive 2
DAC4
CSN2
Hysteretic Mode
Controller 2
External
Gate Drive 2
SW2
PGND2
GD 2
FN0
DAC5
GD 1
FN0{0,1,2,3}
Comp 13
Comp 12
Comp 11
Comp 9
4
Comp 8
4
Comp 10
Digital Mux
3 Channel PWM/
PrISM/DMM
Analog Mux
DAC13
DAC12
DAC11
DAC10
6
DAC9
DAC8
SREGHVIN
From Analog Mux
SREGSW
Auxiliary
Power
Regulator
SREGCSP
SREGCSN
SREGFB
AINX
System Bus
SREGCOMP
Global Digital Interconnect
Global Analog Interconnect
Flash 16K
PORT1{0,1,4,5,7}
PORT0{3,4,5,7}
Sleep and
Watchdog
CPU Core (M8C)
Interrupt
Controller
PORT2{2}
Port 0
SROM
Port 1
SRAM
1K
Port 2
PSoC CORE
Clock Sources
(Includes IMO and ILO)
DIGITAL SYSTEM
ANALOG SYSTEM
Analog Ref.
Digital
Block
Array
Digital
Clocks
2 MACs
Analog
Block Array
Decimator Type
2
I2C
POR and LVD
System Resets
Internal
Voltage Ref.
Analog
Input Muxing
SYSTEM RESOURCES
Document Number: 001-46319 Rev. *G
Page 4 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 2-4. CY8CLED03G01 Logic Block Diagram
CSA0
DAC0
CSP0
CSN0
DAC1
CSA1
Hysteretic Mode
Controller 0
External
Gate Drive 0
GD 0
Hysteretic Mode
Controller 1
External
Gate Drive 1
GD 1
Hysteretic Mode
Controller 2
External
Gate Drive 2
DAC2
CSP1
CSN1
Analog Mux
DAC3
CSA2
CSP2
DAC4
CSN2
GD 2
FN0
DAC5
FN0{0,1,2,3}
Comp 13
Comp 12
Comp 11
Comp 9
Comp 8
4
Comp 10
Digital Mux
4
3 Channel PWM/
PrISM/DMM
Analog Mux
DAC13
DAC12
DAC11
DAC10
6
DAC9
DAC8
SREGHVIN
From Analog Mux
SREGSW
Auxiliary
Power
Regulator
SREGCSP
SREGCSN
SREGFB
System Bus
AINX
Global Digital Interconnect
SREGCOMP
Global Analog Interconnect
Flash 16K
PORT1{0,1,4,5,7}
PORT0{3,4,5,7}
Sleep and
Watchdog
CPU Core (M8C)
Interrupt
Controller
PORT2{2}
Port 0
SROM
Port 1
SRAM
1K
Port 2
PSoC CORE
Clock Sources
(Includes IMO and ILO)
DIGITAL SYSTEM
ANALOG SYSTEM
Analog Ref.
Digital
Block
Array
Digital
Clocks
2 MACs
Analog
Block Array
Decimator Type
2
I2C
POR and LVD
System Resets
Internal
Voltage Ref.
Analog
Input Muxing
SYSTEM RESOURCES
Document Number: 001-46319 Rev. *G
Page 5 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 2-5. CY8CLED02D01 Logic Block Diagram
SW0
CSA0
DAC0
CSP0
CSN0
Gate Drive 0
Hysteretic Mode
Controller 0
DAC1
PGND0
External
Gate Drive 0
GD 0
SW1
CSA1
Gate Drive 1
DAC2
Analog Mux
CSP1
Hysteretic Mode
Controller 1
DAC3
PGND1
External
Gate Drive 1
GD 1
FN0
CSN1
FN0{0,1,2,3}
Comp 13
Comp 12
Comp 11
Comp 9
4
Comp 8
4
Comp 10
Digital Mux
2 Channel PWM/
PrISM/DMM
Analog Mux
DAC13
DAC12
DAC11
DAC10
6
DAC9
DAC8
SREGHVIN
From Analog Mux
SREGSW
Auxiliary
Power
Regulator
SREGCSP
SREGCSN
SREGFB
AINX
System Bus
SREGCOMP
Global Digital Interconnect
Global Analog Interconnect
Flash 16K
PORT1{0,1,4,5,7}
PORT0{3,4,5,7}
Sleep and
Watchdog
CPU Core (M8C)
Interrupt
Controller
PORT2{2}
Port 0
SROM
Port 1
SRAM
1K
Port 2
PSoC CORE
Clock Sources
(Includes IMO and ILO)
DIGITAL SYSTEM
ANALOG SYSTEM
Analog Ref.
Digital
Block
Array
Digital
Clocks
2 MACs
Analog
Block Array
Decimator Type
2
I2C
POR and LVD
System Resets
Internal
Voltage Ref.
Analog
Input Muxing
SYSTEM RESOURCES
Document Number: 001-46319 Rev. *G
Page 6 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 2-6. CY8CLED01D01 Logic Block Diagram
SW0
CSA0
DAC0
CSP0
CSN0
Hysteretic Mode
Controller 0
PGND0
External
Gate Drive 0
FN0
Analog Mux
DAC1
FN0{0,1,2,3}
Gate Drive 0
GD 0
Comp 13
Comp 12
Comp 11
Comp 9
4
Comp 8
4
Comp 10
Digital Mux
1 Channel PWM/
PrISM/DMM
Analog Mux
DAC13
DAC12
DAC11
DAC10
6
DAC9
DAC8
SREGHVIN
From Analog Mux
SREGSW
Auxiliary
Power
Regulator
SREGCSP
SREGCSN
SREGFB
AINX
System Bus
SREGCOMP
Global Digital Interconnect
Global Analog Interconnect
SRAM
1K
SROM
Flash 16K
PORT2{2}
Sleep and
Watchdog
CPU Core (M8C)
Port 1
PORT1{0,1,4,5,7}
Port 0
Interrupt
Controller
Port 2
PSoC CORE
PORT0{3,4,5,7}
Clock Sources
(Includes IMO and ILO)
DIGITAL SYSTEM
ANALOG SYSTEM
Analog Ref.
Digital
Block
Array
Digital
Clocks
2 MACs
Analog
Block Array
Decimator Type
2
I2C
POR and LVD
System Resets
Internal
Voltage Ref.
Analog
Input Muxing
SYSTEM RESOURCES
Document Number: 001-46319 Rev. *G
Page 7 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
3. PowerPSoC® Functional Overview
The
PowerPSoC
family
incorporates
programmable
system-on-chip technology with the best in class power
electronics controllers and switching devices to create easy to
use power-system-on-chip solutions for lighting applications.
All PowerPSoC family devices are designed to replace traditional MCUs, system ICs, and the numerous discrete components that surround them. PowerPSoC devices feature high
performance power electronics including 1A 2 MHz power FETs,
hysteretic controllers, current sense amplifiers, and PrISM/PWM
modulators to create a complete power electronics solution for
LED power management. Configurable power, analog, digital,
and interconnect circuitry enables a high level of integration in a
host of industrial, commercial, and consumer LED lighting applications.
This architecture integrates programmable analog and digital
blocks to enable the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, the device includes a fast CPU, Flash
program memory, SRAM data memory, and configurable I/O in
a range of convenient pinouts and packages.
The PowerPSoC architecture, as illustrated in the block
diagrams, comprises five main areas: PSoC core, digital system,
analog system, system resources, and power peripherals which
include power FETs, hysteretic controllers, current sense amplifiers, and PrISM/PWM modulators. Configurable global busing
combines all the device resources into a complete custom
system. The PowerPSoC family of devices have 10-port I/Os that
connect to the global digital and analog interconnects, providing
access to eight digital blocks and six analog blocks.
■
Programmable minimum on and off time
■
Floating load buck, boost, and floating load buck-boost
topology controller
The PowerPSoC contains four hysteretic controllers. There is
one hysteretic controller for each channel of the device. The
reference inputs of the hysteretic controller are provided by the
reference DACs as illustrated in the top level block diagram on
page 2 (see Figure 2-1).
The hysteretic control function output is generated by comparing
the feedback value to two thresholds. Going below the lower
threshold turns the switch ON and exceeding the upper threshold
turns the switch OFF as shown in Figure 4-1 The output current
waveforms are shown in Figure 4-2.
Figure 4-1. Generating Hysteretic Control Function Output
Lower Limit
Comparator
Min ON
Timer
REF_A
S
CSA
Q
IFB Upper Limit
Comparator
FN0.x
R
REF_B
Min Off
Timer
DIM Modulation
Enable
Hyst Out
Trip Function
4. Power Peripherals
The CY8CLED04D0X is the first product in the PowerPSoC
family to integrate power peripherals to add further integration for
your power electronics applications.The PowerPSoC family of
intelligent power controller ICs are used in lighting applications
that need traditional MCUs and discrete power electronics
support. The power peripherals of the CY8CLED04D0X include
four 32V power MOSFETs with current ratings up to 1A each. It
also integrates gate drivers that enable applications to drive
external MOSFETs for higher current and voltage capabilities.
The controller is a programmable threshold hysteretic controller,
with user-selectable feedback paths that uses the IC in current
mode floating load buck, boost, and floating load buck/boost
configurations.
Figure 4-2. Current Waveforms
ILED
REF_B
REF_A
ON
4.1 Hysteretic Controllers
The hysteretic controllers provide cycle by cycle switch control
with fast transient response which simplifies system design by
requiring no external compensation. The hysteretic controllers
include the following key features:
■
Four independent channels
■
DAC configurable thresholds
■
Wide switching frequency range from 20 kHz to 2 MHz
Document Number: 001-46319 Rev. *G
DIM
OFF
Hyst Out
The minimum on-time and off-time circuits in the PowerPSoC
prevent oscillations at very high frequencies, which can be very
destructive to output switches.
Page 8 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
4.2 Low Side N-Channel FETs
The internal low side N-Channel FETs are designed to enhance
system integration. The low side N-Channel FETs include the
following key features:
The DMM modulator consists of a 12-bit PWM block and a 4-bit
DSM (Delta Sigma Modulator) block. The width of the PWM, the
width of the DMM, and the clock defines the output frequency.
The duty cycle of the PWM output is dithered by using the DSM
block which has a user selectable resolution up to 4 bits.
■
Drive capability up to 1A
■
Switching times of 20 ns (rise and fall times) to ensure high
efficiency (more than 90%)
■
High resolution operation up to 16 bits
■
Drain source voltage rating 32V
■
User programmable period from 1 to 65535 clocks
■
Low RDS(ON) to ensure high efficiency
■
Dedicated PWM module enables customers to use core PSoC
digital blocks for other use
■
Switching frequency up to 2 MHz
■
Interrupt on rising edge of the output or terminal count
■
Precise PWM phase control to manage system current edges
■
Phase synchronization among the four channels
■
PWM output can be aligned to left, right, or center
4.3 External Gate Drivers
These gate drivers enable the use of external FETs with higher
current capabilities or lower RDS(ON). The external gate drivers
directly drive MOSFETS that are used in switching applications.
The gate driver provides multiple programmable drive strength
steps to enable improved EMI management. The external gate
drivers include the following key features.
■
Programmable drive strength options (25%, 50%, 75%, 100%)
for EMI management
■
Rise and fall times at 55 ns with 4 nF load
4.4 Dimming Modulation Schemes
There are three dimming modulation schemes available with the
PowerPSoC. The configurable modulation schemes are:
4.4.3 PWM Mode Configuration
The PWM features a down counter and a pulse width register. A
comparator output is asserted when the count value is less than
or equal to the value in the pulse width register.
4.5 Current Sense Amplifier
Four high side current sense amplifiers provide a differential
sense capability to sense the voltage across current sense
resistors in lighting systems. The current sense amplifier
includes the following key features:
■
Operation with high common mode voltage to 32V
■
High common mode rejection ratio
Programmable bandwidth to optimize system noise immunity
■
Precise Intensity Signal Modulation (PrISM)
■
Delta Sigma Modulation Mode (DMM)
■
Pulse Width Modulation (PWM)
An off-chip resistor Rsense is used for high side current
measurement as shown in Figure 4-3 on page 10. The output of
the current sense amplifier goes to the Power Peripherals
Analog Multiplexer where the user selects which hysteretic
controller to route to. Table 4-1 illustrates example values of
Rsense for different currents.
■
4.4.1 PrISM Mode Configuration
■
High resolution operation up to 16 bits
■
Dedicated PrISM module enables customers to use core PSoC
digital blocks for other needs
■
Clocking up to 48 MHz
Max Load Current (mA)
Typical Rsense (mΩ)
■
Selectable output signal density
1000
100
■
Reduced EMI
750
130
500
200
350
300
The PrISM mode compares the output of a pseudo-random
counter with a signal density value. The comparator output
asserts when the count value is less than or equal to the value
in the signal density register.
Table 4-1. Rsense Values for Different Currents
4.4.2 DMM Mode Configuration
■
High resolution operation up to 16 bits
■
Configurable output frequency and delta sigma modulator
width to trade off repeat rates versus resolution
■
Dedicated DMM module enables customers to use PSoC
digital blocks for other uses
■
Clocking up to 48 MHz
Document Number: 001-46319 Rev. *G
Page 9 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
4.8 Built-in Switching Regulator
Figure 4-3. High Side Current Measurement
CSP0
CSN0
CS0
.
.
.
CSP3
Rsense3
CSN3
Power Peripheral
Analog Mux
Rsense0
CS3
The switching regulator is used to power the low voltage (5V
portion of the PowerPSoC) from the input line. This regulator is
based upon a peak current control loop which can support up to
250 mA of output current. The current not being consumed by
PowerPSoC is used to power additional system peripherals. The
key features of the built-in switching regulator include:
■
Ability to self power device from input line
■
Small filter component sizes
■
Fast response to transients
Figure 4-4. Built-in Switching Regulator
Ref
4.6 Voltage Comparators
High speed comparator operation: 100 ns response time
■
Programmable interrupt generation
■
Low input offset voltage and input bias currents
Six precision voltage comparators are available. The differential
positive and negative inputs of the comparators are routed from
the analog multiplexer and the output goes to the digital multiplexer. A programmable inverter is used to select the output
polarity. User selectable hysteresis can be enabled or disabled
to trade-off noise immunity versus comparator sensitivity.
4.7 Reference DACs
The reference DACs are used to generate set points for various
analog modules such as Hysteretic controllers and comparators.
The reference DACs include the following key features:
■
8-bit resolution
■
Guaranteed monotonic operation
■
Low gain errors
■
10 us settling time
These DACs are available to provide programmable references
for the various analog and comparator functions and are
controlled by memory mapped registers.
DAC[0:7] are embedded in the hysteretic controllers and are
required to set the upper and lower thresholds for channel 0 to 3.
Osc
VREGIN
SREGHVIN
Logic and
Gate
Drive
Comparator
There are six comparators that provide high speed comparator
operation for over voltage, over current, and various other
system event detections. For example, the comparators may be
used for zero crossing detection for an AC input line or
monitoring total DC bus current. Programmable internal analog
routing enables these comparators to monitor various analog
signals. These comparators include the following key features:
■
Error
Amplifier
Current
Sense
Amp
C IN
SREGSW L
D1
VREGOUT = 5V
Rsense
Rfb1
ESR
Rfb2
C1
SREGCSP
SREGCSN
SREGCOMP
Ccomp
SREGFB
Rcomp
4.9 Analog Multiplexer
The analog multiplexer is used to multiplex signals between the
power peripheral blocks. The CPU configures the Power Peripherals Analog Multiplexer connections using memory mapped
registers. The analog multiplexer includes the following key
features:
■
Connect signals to ensure needed flexibility
■
Ensure signal integrity for minimum signal corruption
■
Configurability through Cypress PSoC Designer 5.0
4.10 Digital Multiplexer
The digital multiplexer is used to multiplex signals between the
power peripheral blocks.The Power Peripherals Digital Multiplexer is a configurable switching matrix that connects the power
peripheral digital resources. This Power Peripheral Digital Multiplexer is independent of the main PSoC digital buses or global
interconnect of the PSoC core. The digital multiplexer includes
the following key features:
■
Connect signals to ensure needed flexibility
■
Configurability through Cypress PSoC Designer 5.0
DAC [8:13] are connected to the Power Peripherals Analog
Multiplexer and provide programmable references to the
comparator bank. These are used to set trip points which enable
over voltage, over current, and other system event detection.
Document Number: 001-46319 Rev. *G
Page 10 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
4.11 Function Pins (FN0[0:3])
Figure 4-6. PowerPSoC in Master/Slave Configuration
PowerPSoC
(Slave 0)
The function I/O pins are a set of dedicated control pins used to
perform system level functions with the power peripheral blocks
of the PowerPSoC. These pins are dynamically configurable,
enabling them to perform a multitude of input and output
functions. These I/Os have direct access to the input and output
of the voltage comparators, input of the hysteretic controller, and
output of the digital PWM blocks for the device. The function I/O
pins are register mapped. The microcontroller can control and
read the state of these pins and the interrupt function.
FN0(x)
DIM
PowerPSoC
(Slave 1)
Some of the key system benefits of the function I/O are:
FN0(x)
FN0(0)
■
Enabling higher voltage current-sense amplifier as shown in
Figure 4-5
■
Synchronizing dimming of multiple PowerPSoC controllers as
shown in Figure 4-6
■
Hysteretic
Controller
DIM
Hysteretic
Controller
FN0(1)
PowerPSoC
(Master)
PowerPSoC
(Slave 2)
FN0(2)
Programmable fail-safe monitor and dedicated shutdown of
hysteretic controller as shown in Figure 4-7
FN0(3)
FN0(x)
DIM
Hysteretic
Controller
Along with the above functionality, these I/Os also provide
interrupt functionality enabling intelligent system responses to
power control lighting system status.
Figure 4-5. External CSA and FET Application
PowerPSoC
(Slave 3)
HVDD
External CSA
+
-
FN0(x)
DIM
Rsense
VLED > 32V
{
Hysteretic
Controller
.
.
.
Figure 4-7. Event Detection
PowerPSoC
DAC0
Hysteretic Mode
Controller 0
FN0(0)
External
Gate Drive 0
GD 0
DAC1
FN0(2)
FN0(3)
Event Detect
.
.
.
FN0(1)
External FET
DAC6
Hysteretic Mode
Controller 3
External
Gate Drive 3
GD 3
FN0(0)
Trip
Hysteretic Mode
Controller 0
.
.
.
External
Gate Drive 0
GD0
External
Gate Drive 3
GD3
.
.
.
DAC7
Event Detect
Document Number: 001-46319 Rev. *G
FN0(3)
Trip
Hysteretic Mode
Controller 3
Page 11 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 5-1. Digital System Block Diagram
P o rt 1
The M8C CPU core is a powerful processor with speeds up to
24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with up to 20
vectors to simplify programming of real time embedded events.
The program execution is timed and protected using the included
Sleep and Watchdog Timers (WDT) time and protect program
execution.
P o rt 2
D ig ita l C lo c k s
F ro m C o re
DBB01
DCB02
4
D CB03
4
Row Input
D B10
D B11
D
DB12
4
D B13
4
G IE [7 :0 ]
G IO [7 :0 ]
G lo b a l D ig ita l
In te rc o n n e c t
G O E [7 :0 ]
5.2 The Analog System
The analog system contains six configurable blocks, each
comprised of an opamp circuit allowing the creation of complex
analog signal flows. Analog peripherals are very flexible and can
be customized to support specific application requirements.
Some of the more common PowerPSoC analog functions (most
available as user modules) are listed below.
■
Analog-to-digital converters (up to 2, with 6 to 12-bit resolution,
selectable as incremental, Delta Sigma, and SAR)
■
Filters (2 and 4 pole band-pass, low-pass, and notch)
■
Amplifiers (up to 2, with selectable gain to 48x)
■
Instrumentation amplifiers (1 with selectable gain to 93x)
■
Comparators (up to 2, with 16 selectable thresholds)
■
DACs (up to 2, with 6 to 9-bit resolution)
■
Multiplying DACs (up to 2, with 6 to 9-bit resolution)
■
High current output drivers (two with 30 mA drive as a PSoC
core resource)
DALI
■
DMX512
■
Counters (8 to 32 bit)
■
Timers (8 to 32 bit)
■
UART 8-bit with selectable parity
■
SPI master and slave
■
1.3V reference (as a system resource)
■
I2C slave and multi-master
■
Modulators
■
Cyclical redundancy checker/generator (8 to 32 bit)
■
Correlators
■
IrDA
■
Peak detectors
■
Pseudo random sequence generators (8 to 32 bit)
■
Many other topologies possible
Document Number: 001-46319 Rev. *G
8
G O O [7 :0 ]
■
The digital blocks can be connected to any GPIO through a
series of global buses that route any signal to any pin. The buses
also allow signal multiplexing and performing logic operations.
This configurability frees your designs from the constraints of a
fixed peripheral controller.
8
Row Output
R ow 1
Configuration
Digital peripheral configurations include those listed below.
Row 0
D BB00
D BB00
The PSoC device incorporates flexible internal clock generators,
including a 24 MHz IMO (internal main oscillator) accurate to 4
percent over temperature and voltage. The 24 MHz IMO can also
be doubled to 48 MHz for use by the digital system. A low power
32 kHz ILO (internal low speed oscillator) is provided for the
Sleep timer and WDT. The clocks, together with programmable
clock dividers (as a system resource), provide the flexibility to
integrate almost any timing requirement into the PowerPSoC
device.
The digital system contains eight digital PSoC blocks. Each block
is an 8-bit resource that can be used alone or combined with
other blocks to form 8, 16, 24, and 32-bit peripherals, which are
called user module references.
Row Input
8
Row Output
Configuration
8
5.1 The Digital System
T o A n a lo g
S y s te m
T o S y s te m B u s
D IG IT A L S Y S T E M
Memory encompasses 16K of Flash for program storage, 1K of
SRAM for data storage, and up to 2K of EEPROM emulated
using the Flash. Program Flash uses four protection levels on
blocks of 64 bytes, allowing customized software IP protection.
PowerPSoC GPIOs provide connection to the CPU, digital, and
analog resources of the device. Each pin’s drive mode may be
selected from eight options, allowing great flexibility in external
interfacing. Every pin also has the capability to generate a
system interrupt on high level, low level, and change from last
read.
P o rt 0
D ig ita l P S o C B lo c k A r r a y
Configuration
The PSoC core is a powerful engine that supports a rich feature
set. The core includes a CPU, memory, clocks, and configurable
GPIO (General Purpose IO).
There are four digital blocks in each row. This allows optimum
choice of system resources for your application.
Configuration
5. The PSoC Core
Analog blocks are arranged in a column of three, which includes
one CT (Continuous Time) and two SC (Switched Capacitor)
blocks, as shown in Figure 5-2 on page 13.
Page 12 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
5.4 Additional System Resources
Figure 5-2. Analog System Block Diagram
P0[7]
P0[4]
P0[5]
P1[4]
P0[3]
P1[7]
System resources provide additional capability useful in
complete systems. Additional resources include a multiplier,
decimator, low voltage detection, and power on reset. Brief statements describing the merits of each resource follow.
■
Two multiply accumulates (MACs) provide fast 8-bit multipliers
with 32-bit accumulate, to assist in both general math and
digital filters.
■
A decimator provides a custom hardware filter for digital signal
processing applications including creation of Delta Sigma
ADCs.
■
Low Voltage Detection (LVD) interrupts signal the application
of falling voltage levels, while the advanced POR (power on
reset) circuit eliminates the need for a system supervisor.
■
Digital clock dividers provide three customizable clock
frequencies for use in applications. The clocks can be routed
to both the digital and analog systems. The designer can
generate additional clocks using digital PSoC blocks as clock
dividers.
■
The I2C module provides 100 and 400 kHz communication over
two wires. Slave, master, and multi-master applications are
supported.
■
An internal 1.3V reference provides an absolute reference for
the analog system, including ADCs and DACs.
■
Versatile analog multiplexer system.
P1[0]
P1[5]
P1[1]
Array Input
Configuration
ACI0[1:0]
ACI1[1:0]
ACM0
ACM1
ACol1Mux
AC1
BCol1Mux
ACol0Mux
Analog Mux Bus Right
Analog Mux Bus Left
P2[2]
SplitMux Bit
Array
ACB00
ACB01
ASC10
ASD11
ASD20
ASC21
Interface to
Digital System
Vdd
Vss
AGND=VBG
Reference
Generators
Bandgap
Microcontroller Interface (Address Bus, Data Bus, Etc.)
5.3 The Analog Multiplexer System
The Analog Mux Bus connects to every GPIO pin in ports 0 to 2.
Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis
with comparators and analog-to-digital converters. It can be split
into two sections for simultaneous dual-channel processing. An
additional analog input multiplexer provides a second path to
bring Port 0 pins to the analog array.
Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive
measurement for applications such as touch sensing. Other
multiplexer applications include:
■
Track pad, finger sensing
■
Crosspoint connection between any I/O pin combinations
When designing capacitive sensing applications, refer to the
latest signal-to-noise signal level requirements application notes,
found at http://www.cypress.com > Design Resources > Application Notes. In general, and unless otherwise noted in the
relevant application notes, the minimum signal-to-noise ratio
(SNR) for CapSense applications is 5:1.
Document Number: 001-46319 Rev. *G
Page 13 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
6. Applications
The following figures show examples of applications in which the PowerPSoC family of devices adds intelligent power control for
power applications.
Figure 6-1. LED Lighting with RGGB Color Mixing Configured as Floating Load Buck Converter
Hysteretic
PWM
Hysteretic
references
Dim
DAC1
DAC2
Hysteretic
references
Dim
DAC1
DAC2
Hysteretic
references
RSENSE
Hysteretic
PWM
PrISM
Dim
PrISM
DAC1
DAC2
Hysteretic
references
HVDD
RSENSE
Hysteretic
PWM
DAC1
DAC2
Dual
Hysteretic
mode
PWM
PWM1
HVDD
RSENSE
Oscillator and
Power
I2C Master and
Slave
Configurable
Analog
Flash, RAM,
and ROM
M8C Core and
IRQ
Configurable
Digital Blocks
Dim
PrISM
HVDD
RSENSE
PrISM
HVDD
Auxiliary
Power
Regulator
Figure 6-2. LED Lighting with RGBA Color Mixing Driving External MOSFETS as Floating Load Buck Converter
Dual mode
1
Hysteretic
Gate Drive
Dual mode
1
Hysteretic
Gate Drive
Document Number: 001-46319 Rev. *G
References
DAC1
DAC2
Dim
HVDD
R
SENSE
Dual mode
1
Hysteretic
PWM
PrISM
DAC1
DAC2
R
Gate Drive
Dim
References
SENSE
Dual mode
1
Hysteretic
PWM
DAC1
DAC2
PWM
References
HVDD
SENSE
Gate Drive
PWM
Dim
Oscillator and
Power
I 2 C Master and
Slave
Configurable
Analog
Flash , RAM ,
and ROM
M8 C Core and
IRQ
Configurable
Digital Blocks
References
DAC1
DAC2
R
Dim
PrISM
HVDD
SENSE
PrISM
R
PrISM
HVDD
Auxiliary
Power
Regulator
Page 14 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 6-3. LED Lighting with a Single Channel Boost Driving Three Floating Load Buck Channels
HVDD
R SENSE
Hysteretic
PWM
Hysteretic
references
Hysteretic
PWM
Hysteretic
references
Dim
Dim
DAC1
DAC2
PrISM
Dim
DAC1
DAC2
DAC1
DAC2
R SENSE
PrISM
Hysteretic
references
Dim
PrISM
Hysteretic
references
Hysteretic
PWM
DAC1
DAC2
Hysteretic
PWM
R SENSE
PrISM
R SENSE
Oscillator and
Power
I2 C Master and
Slave
Configurable
Analog
Flash, RAM,
and ROM
M8C Core and
IRQ
Configurable
Digital Blocks
Auxiliary
Power
Regulator
7. PowerPSoC Device Characteristics
There are two major groups of devices in the PowerPSoC family. One group is a 4-channel 56-pin QFN and the other is a 3-channel
56-pin QFN. These are summarized in the following table.
Table 7-1. PowerPSoC Device Characteristics
Device Group
Internal
Power FETs
External
Gate
Drivers
Digital I/O
Digital
Rows
Digital
Blocks
Analog
Inputs
Analog
Outputs
Analog
Columns
Analog
Blocks
SRAM
Size
Flash Size
CY8CLED04D01-56LTXI
4X1.0A
4
14
2
8
14
2
2
6
1K
16K
CY8CLED04D02-56LTXI
4X0.5A
4
14
2
8
14
2
2
6
1K
16K
CY8CLED04G01-56LTXI
0
4
14
2
8
14
2
2
6
1K
16K
CY8CLED03D01-56LTXI
3X1.0A
3
14
2
8
14
2
2
6
1K
16K
CY8CLED03D02-56LTXI
3X0.5A
3
14
2
8
14
2
2
6
1K
16K
CY8CLED03G01-56LTXI
0
3
14
2
8
14
2
2
6
1K
16K
CY8CLED02D01-56LTXI
2X1.0A
2
14
2
8
14
2
2
6
1K
16K
CY8CLED01D01-56LTXI
1X1.0A
1
14
2
8
14
2
2
6
1K
16K
8. Getting Started
8.1 Application Notes
The quickest way to understand the PowerPSoC device is to
read this data sheet and then use the PSoC Designer Integrated
Development Environment (IDE). This data sheet is an overview
of the PowerPSoC integrated circuit and presents specific pin,
register, and electrical specifications. For in depth information,
along with detailed programming information, refer to the
PowerPSoC Technical Reference Manual.
Application notes are an excellent introduction to a wide variety
of possible PowerPSoC designs. Layout Guidelines, Thermal
Management and Firmware Design Guidelines are some of the
topics covered. To view the PowerPSoC application notes, go to
http://www.cypress.com.
For up-to-date ordering, packaging, and electrical specification
information, see the latest PowerPSoC device data sheets on
the web at www.cypress.com.
Document Number: 001-46319 Rev. *G
8.2 Development Kits
Development Kits are available from the following distributors:
Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store
contains development kits, C compilers, and all accessories for
PowerPSoC development. Go to the Cypress Online Store web
Page 15 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
site at http://www.cypress.com, click the Online Store shopping
cart icon, and click PowerPSoC (Power Programmable
System-on-Chip) to view a current list of available items.
8.3 Training
Free PowerPSoC technical training (on demand, webinars, and
workshops) is available online at www.cypress.com/training. The
training covers a wide variety of topics and skill levels to assist
you in your designs.
8.4 CYPros Consultants
Certified PSoC Consultants offer everything from technical
assistance to completed PowerPSoC designs. To contact or
become a PSoC Consultant go to www.cypress.com/cypros.
8.5 Technical Support
PowerPSoC application engineers take pride in fast and
accurate response. They can be reached with a 24-hour
guaranteed response at http://www.cypress.com/support/. If you
cannot find an answer to your question, call technical support at
1-800-541-4736.
9. Development Tools
PSoC Designer is a Microsoft® Windows-based, integrated
development
environment
for
the
Programmable
System-on-Chip (PSoC) devices. The PSoC Designer IDE runs
on Windows XP or Windows Vista.
This system provides design database management by project,
an integrated debugger with In-Circuit Emulator, in-system
programming support, and built-in support for third-party
assemblers and C compilers.
PSoC Designer also supports C language compilers developed
specifically for the devices in the PowerPSoC family.
9.1 PSoC Designer Software Subsystems
9.1.1 System-Level View
A drag-and-drop visual embedded system design environment
based on PSoC Express. In the system level view you create a
model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state
based upon any or all other system devices. Based upon the
design, PSoC Designer automatically selects one or more
PowerPSoC Intelligent LED Drivers that match your system
requirements.
PSoC Designer generates all embedded code, then compiles
and links it into a programming file for a specific PowerPSoC
device.
9.1.2 Chip-Level View
The chip-level view is a more traditional integrated development
environment (IDE) based on PSoC Designer 4.4. Choose a base
device to work with and then select different onboard analog and
digital components called user modules that use the PowerPSoC
blocks. Examples of user modules are Current Sense Amplifiers,
PrISM, PWM, DMM, Floating Load Buck, and Boost. Configure
the user modules for your chosen application and connect them
to each other and to the proper pins. Then generate your project.
Document Number: 001-46319 Rev. *G
This prepopulates your project with APIs and libraries that you
can use to program your application.
The device editor also supports easy development of multiple
configurations and dynamic reconfiguration. Dynamic
configuration allows for changing configurations at run time.
9.1.3 Hybrid Designs
You can begin in the system-level view, allow it to choose and
configure your user modules, routing, and generate code, then
switch to the chip-level view to gain complete control over
on-chip resources. All views of the project share a common code
editor, builder, and common debug, emulation, and programming
tools.
9.1.4 Code Generation Tools
PSoC Designer supports multiple third party C compilers and
assemblers. The code generation tools work seamlessly within
the PSoC Designer interface and have been tested with a full
range of debugging tools. The choice is yours.
Assemblers. The assemblers allow assembly code to merge
seamlessly with C code. Link libraries automatically use absolute
addressing or are compiled in relative mode, and linked with
other software modules to get absolute addressing.
C Language Compilers. C language compilers are available
that support the PowerPSoC family of devices. The products
allow you to create complete C programs for the PowerPSoC
family of devices.
The optimizing C compilers provide all the features of C tailored
to the PowerPSoC architecture. They come complete with
embedded libraries providing port and bus operations, standard
keypad and display support, and extended math functionality.
9.1.5 Debugger
The PSoC Designer Debugger subsystem provides hardware
in-circuit emulation, allowing you to test the program in a physical
system while providing an internal view of the PowerPSoC
device. Debugger commands allow the designer to read and
program and read and write data memory, read and write IO
registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The
debugger also allows the designer to create a trace buffer of
registers and memory locations of interest.
9.1.6 Online Help System
The online help system displays online, context-sensitive help
for the user. Designed for procedural and quick reference, each
functional subsystem has its own context-sensitive help. This
system also provides tutorials and links to FAQs and an Online
Support Forum to aid the designer in getting started.
9.2 In-Circuit Emulator
A low cost, high functionality In-Circuit Emulator (ICE) is
available for development support. This hardware has the
capability to program single devices.
The emulator consists of a base unit that connects to the PC by
way of a USB port. The base unit is universal and operates with
all PowerPSoC devices.
Page 16 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
10. Designing with User Modules
The development process for the PowerPSoC device differs
from that of a traditional fixed function microprocessor. The
configurable power, analog, and digital hardware blocks give the
PowerPSoC architecture a unique flexibility that pays dividends
in managing specification change during development and by
lowering inventory costs. These configurable resources, called
PowerPSoC Blocks, have the ability to implement a wide variety
of user selectable functions. The PowerPSOC development
process can be summarized in the following four steps:
1. Select Components
2. Configure Components
3. Organize and Connect
4. Generate, Verify and Debug
Select Components. In the chip-level view the components are
called “user modules”. User modules make selecting and implementing peripheral devices simple and come in power, analog,
digital, and mixed signal varieties. The standard user module
library contains over 50 common peripherals such as Current
Sense Amplifiers, PrISM, PWM, DMM, Floating Buck, Boost,
ADCs, DACs, Timers, Counters, UARTs, and other not so
common peripherals such as DTMF generators and Bi-Quad
analog filter sections.
The last step in the development process takes place inside the
PSoC Designer’s Debugger subsystem. The Debugger
downloads the HEX image to the ICE where it runs at full speed.
Debugger capabilities rival those of systems costing many times
more. In addition to traditional single step, run-to-breakpoint and
watch-variable features, the Debugger provides a large trace
buffer and allows you to define complex breakpoint events that
include monitoring address and data bus values, memory
locations, and external signals.
11. Document Conventions
11.1 Acronyms Used
The following table lists the acronyms that are used in this
document.
Acronym
Description
AC
Alternating Current
ADC
Analog-to-Digital Converter
API
Application Programming Interface
CPU
Central Processing Unit
CSA
Current Sense Amplifier
CT
Continuous Time
DAC
Digital-to-Analog Converter
DALI
Digital Addressable Lighting Interface
DC
Direct Current
DMM
Delta Sigma Modulation Mode
DMX
Digital Multiplexing
DSM
Delta Sigma Modulator
DTMF
Dual-Tone Multi Frequency
ECO
External Crystal Oscillator
EEPROM
Electrically Erasable Programmable Read-Only
Memory
EMI
ElectroMagnetic Interference
FAQ
Frequently Asked Questions
FET
Field Effect Transistor
FSR
Full Scale Range
GPIO
General Purpose IO
Generate, Verify, and Debug. When ready to test the hardware
configuration or move on to developing code for the project,
perform the “Generate Application” step. This causes PSoC
Designer to generate source code that automatically configures
the device to your specification and provides the high level user
module API functions.
GUI
Graphical User Interface
HBM
Human Body Model
IC
Integrated Circuit
ICE
In-Circuit Emulator
IDE
Integrated Development Environment
The chip-level designs generate software based on your design.
The chip-level view provides application programming interfaces
(APIs) with high level functions to control and respond to
hardware events at run-time and interrupt service routines that
you can adapt as needed.
ILO
Internal Low-speed Oscillator
IMO
Internal Main Oscillator
ISSP
In-System Serial Programming
I/O
Input/Output
A complete code development environment allows development
and customization of your applications in C, assembly language,
or both.
IPOR
Imprecise Power On Reset
LED
Light Emitting Diode
Configure Components. Each of the components selected
establishes the basic register settings that implement the
selected function. They also provide parameters allowing
precise configuration to your particular application. For example,
a PWM User Module configures one or more digital PSoC
blocks, one for each 8 bits of resolution. Configure the parameters and properties to correspond to your chosen application.
Enter values directly or by selecting values from drop-down
menus.
The chip-level user modules are documented in data sheets that
are viewed directly in PSoC Designer. These data sheets explain
the internal operation of the component and provide performance specifications. Each data sheet describes the use of each
user module parameter and other information needed to
successfully implement your design.
Organize and Connect. Signal chains can be built at the chip
level by interconnecting user modules to each other and the IO
pins. In the chip-level view, perform the selection, configuration,
and routing so that you have complete control over the use of all
on-chip resources.
Document Number: 001-46319 Rev. *G
Page 17 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Acronym
Description
Acronym
Description
LSB
Least-Significant bit
SPI
Serial Peripheral Interface
LVD
Low Voltage Detect
SRAM
Static Random Access Memory
MCU
Microcontroller
TRM
Technical Reference Manual
MOSFET
Metal-Oxide-Semiconductor Field Effect
Transistor
UART
Universal Asynchronous Receiver/Transmitter
USB
Universal Serial Bus
MSB
Most-Significant bit
WDT
Watch Dog Timer
OCD
On Chip Debugger
PC
Program Counter
11.2 Units of Measure
POR
Power On Reset
PPOR
Precision Power On Reset
PowerPSoC
Power Programmable System-on-Chip™
A units of measure table is located in the Electrical Specifications
section. Table 14-1 on page 29 lists all the abbreviations used to
measure the PowerPSoC devices.
PrISM
Precise Intensity Signal Modulation
11.3 Numeric Naming
PSoC
Programmable System-on-Chip™
PWM
Pulse Width Modulator
QFN
Quad Flat no leads Package
RGBA
Red, Green, Blue, Amber
RGGB
Red, Green, Green, Blue
Hexadecimal numbers are represented with all letters in
uppercase with an appended lowercase ‘h’ (for example, ‘14h’ or
‘3Ah’). Hexadecimal numbers may also be represented by a ‘0x’
prefix, the C coding convention. Binary numbers have an
appended lowercase ‘b’ (for example, 01010100b’ or
‘01000011b’). Numbers not indicated by an ‘h’ or ‘b’ are decimal.
SC
Switched Capacitor
Document Number: 001-46319 Rev. *G
Page 18 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
12. Pin Information
12.1 CY8CLED04D0x 56-Pin Part Pinout (without OCD)
The CY8CLED04D01 and CY8CLED04D02 PowerPSoC devices are available with the following pinout information. Every port pin
(labeled with a “P” and “FN0”) is capable of Digital I/O.
Table 12-1. CY8CLED04D0x 56-Pin Part Pinout (QFN)
2
3
4
I/O
I/O
I/O
I
I/O
I/O
5
I/O
I
6
I/O
I
7
8
9
10
11
12
13
14
15
16
17
18
19
I/O
I/O
I
I
P1[0]
I
I
20
21
22
23
24
I
25
26
27
28
29
30
I
I
O
31
32
33
34
35
36
37
38
I
O
O
O
39
40
41
42
43
O
GPIO/I2C SDA (secondary), ISSP
primary
P2[2]
GPIO/Direct Switch Cap connection
P0[3]
GPIO/Ainput(coI0) Aoutput (coI0)
P0[5]
GPIO/Ainput(coI0) Aoutput (coI1)
Capsense Ref Cap
P0[7]
GPIO/Connects to Analog Column
Capsense Ref Cap
P1[1]
GPIO/I2C SCLK (secondary) ISSP
primary
P1[5]
GPIO/I2C SDATA (Primary)
P1[7]
GPIO/ I2C SCLK (Primary)
VSS
Digital Ground
NC
No Connect
NC
No Connect
NC
No Connect
NC
No Connect
XRES
External Reset
VDD
Digital Power Supply
VSS
Digital Ground
AVSS
Analog Ground
AVDD
Analog Power Supply
CSN2
Current Sense Negative Input CSA2
CSP2
Current Sense Positive Input and
Power Supply - CSA2
CSP3
Current Sense Positive Input and
Power Supply - CSA3
CSN3
Current Sense Negative Input 3
SREGCOMP Voltage Regulator Error Amp Comp
SREGFB
Regulator Voltage Mode Feedback
Node
SREGCSN
Current Mode Feedback Negative
SREGCSP
Current Mode Feedback Positive
SREGSW
Switch Mode Regulator OUT
SREGHVIN Switch Mode Regulator IN
GDVDD
Gate Driver Power Supply
GDVSS
Gate Driver Ground
Pin
No. Digital
PGND3
GD3
SW3
PGND2
GD2
SW2
SW1
Power FET Ground 3
External Low Side Gate Driver 3
Power Switch 3
Power FET Ground 2
External Low Side Gate Driver 2
Power Switch 2
Power Switch 1
44
45
46
47
48
49
50
GD1
External Low Side Gate Driver 1
51
PGND1
SW0
Power FET Ground 1
Power Switch 0
52
53
GD0
PGND0
GDVSS
External Low Side Gate Driver 0
Power FETGround 0
Gate Driver Ground
54
55
56
Document Number: 001-46319 Rev. *G
QFN Top View
P1[0]
P2[2]
P0[3]
P0[5]
P0[7]
P1[1]
P1[5]
P1[7]
VSS
NC
NC
NC
NC
XRES
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Exposed
Pad
42
41
40
39
38
37
36
35
34
33
32
31
30
29
PGND0
GD0
SW0
PGND1
GD1
SW1
SW2
GD2
PGND2
SW3
GD3
PGND3
GDVSS
GDVDD
SREGSW
SREGHVIN
I
P1[4]
VSS
VDD
P0[4]
CSN1
CSP1
CSP0
CSN0
FN0[3]
FN0[2]
FN0[1]
FN0[0]
GDVDD
GDVSS
I/O
Description
56
55
54
53
52
51
50
49
48
47
46
45
44
43
1
Name
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Rows
Figure 12-1. CY8CLED04D0x 56-Pin PowerPSoC Device
Type
Analog
Power
Columns Peripherals
VDD
VSS
AVSS
AVDD
CSN2
CSP2
CSP3
CSN3
SREGCOMP
SREGFB
SREGCSN
SREGCSP
Pin
No. Digital
* Connect Exposed Pad to PGNDx
Type
Analog
Power
Rows Columns Peripherals
I/O
I/O
I/O
I/O
I
Name
Description
GDVDD
FN0[0]
FN0[1]
FN0[2]
FN0[3]
CSN0
CSP0
Gate Driver Power Supply
Function I/O
Function I/O
Function I/O
Function I/O
Current Sense Negative Input 0
Current Sense Positive Input and
Power Supply - CSA0
Current Sense Positive Input and
Power Supply - CSA1
Current Sense Negative Input 1
GPIO/Connects to Analog Column
(1), connects to bandgap output
Digital Power Supply
Digital Ground
GPIO / External Clock Input
CSP1
I
I/O
I/O
I
CSN1
P0[4]
I
VDD
VSS
P1[4]
Page 19 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
12.2 CY8CLED04G01 56-Pin Part Pinout (without OCD)
The CY8CLED04G01 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a “P” and
“FN0”) is capable of Digital I/O.
Table 12-2. CY8CLED04G01 56-Pin Part Pinout (QFN)
Type
Analog
Power
Columns Peripherals
I
I/O
I/O
5
I/O
I
6
I/O
I
7
8
9
10
11
12
13
14
15
16
17
18
19
20
I/O
I/O
I
I
I
I
21
22
23
24
I
25
26
27
28
29
30
I
I
O
31
32
33
34
35
36
37
38
I
P1[0]
P2[2]
P0[3]
P0[5]
P0[7]
P1[1]
P1[5]
P1[7]
VSS
NC
NC
NC
NC
XRES
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Exposed
Pad
O
O
O
O
PGND3
GD3
DNC[1]
PGND2
GD2
DNC[1]
DNC[1]
Power FET Ground 3
External Low Side Gate Driver 3
Do Not Connect
Power FET Ground 2
External Low Side Gate Driver 2
Do Not Connect
Do Not Connect
44
45
46
47
48
49
50
GD1
External Low Side Gate Driver 1
51
PGND1
DNC[1]
Power FET Ground 1
Do Not Connect
52
53
GD0
PGND0
GDVSS
External Low Side Gate Driver 0
Power FET Ground 0
Gate Driver Ground
54
55
56
Document Number: 001-46319 Rev. *G
PGND3
GDVSS
GDVDD
Name
Description
GDVDD
FN0[0]
FN0[1]
FN0[2]
FN0[3]
CSN0
CSP0
Gate Driver Power Supply
Function I/O
Function I/O
Function I/O
Function I/O
Current Sense Negative Input 0
Current Sense Positive Input and
Power Supply - CSA0
Current Sense Positive Input and
Power Supply - CSA1
Current Sense Negative Input 1
GPIO/Connects to Analog Column (1),
connects to bandgap output
Digital Power Supply
Digital Ground
GPIO / External Clock Input
CSP1
I
I/O
PGND0
GD0
DNC
PGND1
GD1
DNC
DNC
GD2
PGND2
DNC
GD3
Type
I/O
I/O
I/O
I/O
I
I/O
42
41
40
39
38
37
36
35
34
33
32
31
30
29
* Connect Exposed Pad to PGNDx
Analog
Power
Rows Columns Peripherals
39
40
41
42
43
QFN Top View
SREGHVIN
I/O
I/O
I/O
GPIO/I2C SDA (secondary), ISSP
primary
P2[2]
GPIO/Direct Switch Cap connection
P0[3]
GPIO/Ainput(coI0) Aoutput (coI0)
P0[5]
GPIO/Ainput(coI0) Aoutput (coI1)
Capsense Ref Cap
P0[7]
GPIO/Connects to Analog Column
Capsense Ref Cap
P1[1]
GPIO/I2C SCLK (secondary) ISSP
primary
P1[5]
GPIO/I2C SDATA (Primary)
P1[7]
GPIO/ I2C SCLK (Primary)
VSS
Digital Ground
NC
No Connect
NC
No Connect
NC
No Connect
NC
No Connect
XRES
External Reset
VDD
Digital Power Supply
VSS
Digital Ground
AVSS
Analog Ground
AVDD
Analog Power Supply
CSN2
Current Sense Negative Input 2
CSP2
Current Sense Positive Input and
Power Supply - CSA2
CSP3
Current Sense Positive Input and
Power Supply - CSA3
CSN3
Current Sense Negative Input 3
SREGCOMP Voltage Regulator Error Amp Comp
SREGFB
Regulator Voltage Mode Feedback
Node
SREGCSN
Current Mode Feedback Negative
SREGCSP
Current Mode Feedback Positive
SREGSW
Switch Mode Regulator OUT
SREGHVIN Switch Mode Regulator IN
GDVDD
Gate Driver Power Supply
Pin
GDVSS
Gate Driver Ground
No. Digital
SREGCSP
SREGSW
2
3
4
P1[0]
SREGCOMP
SREGFB
SREGCSN
I
Figure 12-2. CY8CLED04G01 56-Pin PowerPSoC Device
P1[4]
VSS
VDD
P0[4]
CSN1
CSP1
CSP0
CSN0
FN0[3]
FN0[2]
FN0[1]
FN0[0]
GDVDD
GDVSS
I/O
Description
56
55
54
53
52
51
50
49
48
47
46
45
44
43
1
Name
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Rows
VDD
VS S
AVS S
AVD D
CSN 2
CSP 2
CSP 3
CSN 3
Pin
No. Digital
I
CSN1
P0[4]
I
VDD
VSS
P1[4]
Page 20 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
12.3 CY8CLED04DOCD1 56-Pin Part Pinout (with OCD)
The CY8CLED04DOCD1 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a “P” and
“FN0”) is capable of Digital I/O.
Table 12-3. CY8CLED04DOCD1 56-Pin Part Pinout (QFN)
I/O
I/O
I
I
I/O
I/O
I/O
I/O
I
I
21
22
23
24
I
25
26
27
28
29
30
I
I
O
31
32
33
34
35
36
37
38
I
Exposed
Pad
O
O
O
O
PGND3
GD3
SW3
PGND2
GD2
SW2
SW1
Power FET Ground 3
External Low Side Gate Driver 3
Power Switch 3
Power FET Ground 2
External Low Side Gate Driver 2
Power Switch 2
Power Switch 1
44
45
46
47
48
49
50
GD1
External Low Side Gate Driver 1
51
PGND1
SW0
Power FET Ground 1
Power Switch 0
52
53
GD0
PGND0
GDVSS
External Low Side Gate Driver 0
Power FET Ground 0
Gate Driver Ground
54
55
56
Document Number: 001-46319 Rev. *G
Name
GDVDD
FN0[0]
FN0[1]
FN0[2]
FN0[3]
CSN0
CSP0
CSP1
I
I/O
PGND3
GDVSS
GDVDD
Type
I/O
I/O
I/O
I/O
I
I/O
PGND0
GD0
SW0
PGND1
GD1
SW1
SW2
GD2
PGND2
SW3
GD3
* Connect Exposed Pad to PGNDx
Analog
Power
Rows Columns Peripherals
39
40
41
42
43
GDVDD
GDVSS
7
8
9
10
11
12
13
14
15
16
17
18
19
20
44
43
I
42
41
40
39
38
37
36
35
34
33
32
31
30
29
SREGSW
SREGHVIN
I/O
1
2
3
4
5
6
7
8
9
10
11
12
13
14
25
26
27
28
6
P1[0]
P2[2]
P0[3]
P0[5]
P0[7]
P1[1]
P1[5]
P1[7]
VSS
OCDE
OCDO
CCLK
HCLK
XRES
SREGCSN
SREGCSP
I
CSN0
FN0[3]
FN0[2]
FN0[1]
FN0[0]
I/O
CSN1
CSP1
CSP0
5
52
51
50
49
48
47
46
45
I
I/O
I/O
17
18
19
20
21
22
23
24
I/O
I/O
I/O
AVSS
AVDD
CSN2
CSP2
CSP3
2
3
4
GPIO/I2C SDATA (secondary) ISSP
primary
P2[2]
GPIO/Direct Switch Cap connection
P0[3]
GPIO/Ainput (coIO) Aoutput (coIO)
P0[5]
GPIO/Ainput (coIO) Aoutput (coIO) /
Capsense Ref Cap
P0[7]
GPIO, connects to Analog Column
Capsense Ref Cap
P1[1]
GPIO/I2C SCLK (secondary) ISSP
primary
P1[5]
GPIO/I2C SDATA (Primary)
P1[7]
GPIO/ I2C SCLK (Primary)
VSS
Digital Ground
OCDE
On Chip Debugger Port
OCDO
On Chip Debugger Port
CCLK
On Chip Debugger Port
HCLK
On Chip Debugger Port
XRES
External Reset
VDD
Digital Power Supply
VSS
Digital Ground
AVSS
Analog Ground
AVDD
Analog Power Supply
CSN2
Current Sense Negative Input 2
CSP2
Current Sense Positive Input and
Power Supply - CSA2
CSP3
Current Sense Positive Input and
Power Supply - CSA3
CSN3
Current Sense Negative Input 3
SREGCOMP Voltage Regulator Error Amp Comp
SREGFB
Regulator Voltage Mode Feedback
Node
SREGCSN
Current Mode Feedback Negative
SREGCSP
Current Mode Feedback Positive
SREGSW
Switch Mode Regulator OUT
SREGHVIN Switch Mode Regulator IN
GDVDD
Gate Driver Power Supply
Pin
GDVSS
Gate Driver Ground
No. Digital
QFN Top View
P1[0]
P1[4]
VSS
VDD
P0[4]
I
Figure 12-3. CY8CLED04DOCD1 56-Pin PowerPSoC Device
56
55
54
53
I/O
Description
15
16
1
Name
CSN3
SREGCOMP
SREGFB
Type
Analog
Power
Rows Columns Peripherals
VDD
VSS
Pin
No. Digital
I
CSN1
P0[4]
I
VDD
VSS
P1[4]
Description
Gate Driver Power Supply
Function I/O
Function I/O
Function I/O
Function I/O
Current Sense Negative Input 0
Current Sense Positive Input and
Power Supply - CSA0
Current Sense Positive Input and
Power Supply - CSA1
Current Sense Negative Input 1
GPIO/Connects to Analog Column
(1), bandgap output
Digital Power Supply
Digital Ground
GPIO / External Clock Input
Page 21 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
12.4 CY8CLED03D0x 56-Pin Part Pinout (without OCD)
The CY8CLED03D01 and CY8CLED03D02 PowerPSoC devices are available with the following pinout information. Every port pin
(labeled with a “P” and “FN0”) is capable of Digital I/O.
Table 12-4. CY8CLED03D0x 56-Pin Part Pinout (QFN)
Figure 12-4. CY8CLED03D0x 56-Pin PowerPSoC Device
Type
Pin
No. Digital Analog
Power
Rows Columns Peripherals
I
I/O
I/O
5
I/O
I
6
I/O
I
7
8
9
10
11
12
13
14
15
16
17
18
19
I/O
I/O
I
I
I
I
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
I
I
I
O
Rows
O
O
39
40
41
42
43
O
PGND3
DNC[1]
DNC[1]
PGND2
GD2
SW2
SW1
Power FET Ground 3
Do Not Connect
Do Not Connect
Power FET Ground 2
External Low Side Gate Driver 2
Power Switch 2
Power Switch 1
44
45
46
47
48
49
50
GD1
External Low Side Gate Driver 1
51
PGND1
SW0
Power FET Ground 1
Power Switch 0
52
53
GD0
PGND0
GDVSS
External Low Side Gate Driver 0
Power FETGround 0
Gate Driver Ground
54
55
56
Document Number: 001-46319 Rev. *G
QFN Top View
P1[0]
P2[2]
P0[3]
P0[5]
P0[7]
P1[1]
P1[5]
P1[7]
VSS
NC
NC
NC
NC
XRES
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Exposed
Pad
PGND3
GDVSS
GDVDD
Type
Analog
Power
Columns Peripherals
Name
Description
GDVDD
FN0[0]
FN0[1]
FN0[2]
FN0[3]
CSN0
CSP0
Gate Driver Power Supply
Function I/O
Function I/O
Function I/O
Function I/O
Current Sense Negative Input 0
Current Sense Positive Input and
Power Supply - CSA0
Current Sense Positive Input and
Power Supply - CSA1
Current Sense Negative Input 1
GPIO/Connects to Analog Column (1),
connects to bandgap output
Digital Power Supply
Digital Ground
GPIO / External Clock Input
CSP1
I
I/O
PGND0
GD0
SW0
PGND1
GD1
SW1
SW2
GD2
PGND2
DNC
DNC
* Connect Exposed Pad to PGNDx
I/O
I/O
I/O
I/O
I
I/O
42
41
40
39
38
37
36
35
34
33
32
31
30
29
SREGSW
SREGHVIN
I/O
I/O
I/O
GPIO/ I2C SDA (secondary), ISSP
primary
P2[2]
GPIO/Direct Switch Cap connection
P0[3]
GPIO/Ainput(coI0) Aoutput (coI0)
P0[5]
GPIO/Ainput(coI0) Aoutput (coI1)
Capsense Ref Cap
P0[7]
GPIO/Connects to Analog Column
Capsense Ref Cap
P1[1]
GPIO/I2C SCLK (secondary) ISSP
primary
P1[5]
GPIO/I2C SDATA (Primary)
P1[7]
GPIO/ I2C SCLK (Primary)
VSS
Digital Ground
NC
No Connect
NC
No Connect
NC
No Connect
NC
No Connect
XRES
External Reset
VDD
Digital Power Supply
VSS
Digital Ground
AVSS
Analog Ground
AVDD
Analog Power Supply
CSN2
Current Sense Negative Input CSA2
CSP2
Current Sense Positive Input and
Power Supply - CSA2
DNC[1]
Do Not Connect
DNC[1]
Do Not Connect
SREGCOMP Voltage Regulator Error Amp Comp
SREGFB
Regulator Voltage Mode Feedback
Node
SREGCSN
Current Mode Feedback Negative
SREGCSP
Current Mode Feedback Positive
SREGSW
Switch Mode Regulator OUT
SREGHVIN Switch Mode Regulator IN
GDVDD
Gate Driver Power Supply
Pin
GDVSS
Gate Driver Ground
No. Digital
P1[4]
VSS
VDD
P0[4]
CSN1
CSP1
CSP0
CSN0
FN0[3]
FN0[2]
FN0[1]
FN0[0]
GDVDD
GDVSS
2
3
4
P1[0]
56
55
54
53
52
51
50
49
48
47
46
45
44
43
I
15
16
17
18
19
20
21
22
23
24
25
26
27
28
I/O
Description
VDD
VSS
AVSS
AVDD
CSN2
CSP2
DNC
DNC
SREGCOMP
SREGFB
SREGCSN
SREGCSP
1
Name
I
CSN1
P0[4]
I
VDD
VSS
P1[4]
Page 22 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
12.5 CY8CLED03G01 56-Pin Part Pinout (without OCD)
The CY8CLED03G01 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a “P” and
“FN0”) is capable of Digital I/O.
Table 12-5. CY8CLED03G01 56-Pin Part Pinout (QFN)
2
3
4
I/O
I/O
I/O
I
I/O
I/O
5
I/O
I
6
I/O
I
7
8
9
10
11
12
13
14
15
16
17
18
19
20
I/O
I/O
I
I
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
P1[0]
I
I
I
I
I
O
QFN Top View
P1[0]
P2[2]
P0[3]
P0[5]
P0[7]
P1[1]
P1[5]
P1[7]
VSS
NC
NC
NC
NC
XRES
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Exposed
Pad
O
O
O
PGND3
DNC[1]
DNC[1]
PGND2
GD2
DNC[1]
DNC[1]
Power FET Ground 3
Do Not Connect
Do Not Connect
Power FET Ground 2
External Low Side Gate Driver 2
Do Not Connect
Do Not Connect
44
45
46
47
48
49
50
GD1
External Low Side Gate Driver 1
51
PGND1
DNC[1]
Power FET Ground 1
Do Not Connect
52
53
GD0
PGND0
GDVSS
External Low Side Gate Driver 0
Power FET Ground 0
Gate Driver Ground
54
55
56
Document Number: 001-46319 Rev. *G
PGND3
GDVSS
GDVDD
Name
Description
GDVDD
FN0[0]
FN0[1]
FN0[2]
FN0[3]
CSN0
CSP0
Gate Driver Power Supply
Function I/O
Function I/O
Function I/O
Function I/O
Current Sense Negative Input 0
Current Sense Positive Input and
Power Supply - CSA0
Current Sense Positive Input and
Power Supply - CSA1
Current Sense Negative Input 1
GPIO/Connects to Analog Column (1),
connects to bandgap output
Digital Power Supply
Digital Ground
GPIO / External Clock Input
CSP1
I
I/O
PGND0
GD0
DNC
PGND1
GD1
DNC
DNC
GD2
PGND2
DNC
DNC
Type
I/O
I/O
I/O
I/O
I
I/O
42
41
40
39
38
37
36
35
34
33
32
31
30
29
* Connect Exposed Pad to PGNDx
Analog
Power
Rows Columns Peripherals
39
40
41
42
43
GPIO/I2C SDA (secondary), ISSP
primary
P2[2]
GPIO/Direct Switch Cap connection
P0[3]
GPIO/Ainput(coI0) Aoutput (coI0)
P0[5]
GPIO/Ainput(coI0) Aoutput (coI1)
Capsense Ref Cap
P0[7]
GPIO/Connects to Analog Column
Capsense Ref Cap
P1[1]
GPIO/I2C SCLK (secondary) ISSP
primary
P1[5]
GPIO/I2C SDATA (Primary)
P1[7]
GPIO/ I2C SCLK (Primary)
VSS
Digital Ground
NC
No Connect
NC
No Connect
NC
No Connect
NC
No Connect
XRES
External Reset
VDD
Digital Power Supply
VSS
Digital Ground
AVSS
Analog Ground
AVDD
Analog Power Supply
CSN2
Current Sense Negative Input 2
CSP2
Current Sense Positive Input and
Power Supply - CSA2
DNC[1]
Do Not Connect
DNC[1]
Do Not Connect
SREGCOMP Voltage Regulator Error Amp Comp
SREGFB
Regulator Voltage Mode Feedback
Node
SREGCSN
Current Mode Feedback Negative
SREGCSP
Current Mode Feedback Positive
SREGSW
Switch Mode Regulator OUT
SREGHVIN Switch Mode Regulator IN
GDVDD
Gate Driver Power Supply
Pin
GDVSS
Gate Driver Ground
No. Digital
SREGSW
SREGHVIN
I
Figure 12-5. CY8CLED03G01 56-Pin PowerPSoC Device
P1[4]
VSS
VDD
P0[4]
CSN1
CSP1
CSP0
CSN0
FN0[3]
FN0[2]
FN0[1]
FN0[0]
GDVDD
GDVSS
I/O
Description
56
55
54
53
52
51
50
49
48
47
46
45
44
43
1
Name
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Rows
Type
Analog
Power
Columns Peripherals
VDD
VSS
AVSS
AVDD
CSN2
CSP2
DNC
DNC
SREGCOMP
SREGFB
SREGCSN
SREGCSP
Pin
No. Digital
I
CSN1
P0[4]
I
VDD
VSS
P1[4]
Page 23 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
12.6 CY8CLED02D01 56-Pin Part Pinout (without OCD)
The CY8CLED02D01 PowerPSoC devices are available with the following pinout information. Every port pin (labeled with a “P” and
“FN0”) is capable of Digital I/O.
Table 12-6. CY8CLED02D01 56-Pin Part Pinout (QFN)
Figure 12-6. CY8CLED02D01 56-Pin PowerPSoC Device
Type
Pin
No. Digital Analog
Power
Rows Columns Peripherals
I
I/O
I/O
5
I/O
I
6
I/O
I
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
I/O
I/O
I
I
25
26
27
28
29
30
I
I
I
I
O
Rows
31
32
33
34
35
36
37
38
O
39
40
41
42
43
O
PGND3
DNC[1]
DNC[1]
PGND2
DNC[1]
DNC[1]
SW1
Power FET Ground 3
Do Not Connect
Do Not Connect
Power FET Ground 2
Do Not Connect
Do Not Connect
Power Switch 1
44
45
46
47
48
49
50
GD1
External Low Side Gate Driver 1
51
PGND1
SW0
Power FET Ground 1
Power Switch 0
52
53
GD0
PGND0
GDVSS
External Low Side Gate Driver 0
Power FETGround 0
Gate Driver Ground
54
55
56
Document Number: 001-46319 Rev. *G
QFN Top View
P1[0]
P2[2]
P0[3]
P0[5]
P0[7]
P1[1]
P1[5]
P1[7]
VSS
NC
NC
NC
NC
XRES
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Exposed
Pad
PGND3
GDVSS
GDVDD
Type
Analog
Power
Columns Peripherals
Name
Description
GDVDD
FN0[0]
FN0[1]
FN0[2]
FN0[3]
CSN0
CSP0
Gate Driver Power Supply
Function I/O
Function I/O
Function I/O
Function I/O
Current Sense Negative Input 0
Current Sense Positive Input and
Power Supply - CSA0
Current Sense Positive Input and
Power Supply - CSA1
Current Sense Negative Input 1
GPIO/Connects to Analog Column (1),
connects to bandgap output
Digital Power Supply
Digital Ground
GPIO / External Clock Input
CSP1
I
I/O
PGND0
GD0
SW0
PGND1
GD1
SW1
DNC
DNC
PGND2
DNC
DNC
* Connect Exposed Pad to PGNDx
I/O
I/O
I/O
I/O
I
I/O
42
41
40
39
38
37
36
35
34
33
32
31
30
29
SREGSW
SREGHVIN
I/O
I/O
I/O
GPIO/ I2C SDA (secondary), ISSP
primary
P2[2]
GPIO/Direct Switch Cap connection
P0[3]
GPIO/Ainput(coI0) Aoutput (coI0)
P0[5]
GPIO/Ainput(coI0) Aoutput (coI1)
Capsense Ref Cap
P0[7]
GPIO/Connects to Analog Column
Capsense Ref Cap
P1[1]
GPIO/I2C SCLK (secondary) ISSP
primary
P1[5]
GPIO/I2C SDATA (Primary)
P1[7]
GPIO/ I2C SCLK (Primary)
VSS
Digital Ground
NC
No Connect
NC
No Connect
NC
No Connect
NC
No Connect
XRES
External Reset
VDD
Digital Power Supply
VSS
Digital Ground
AVSS
Analog Ground
AVDD
Analog Power Supply
DNC[1]
Do Not Connect
DNC[1]
Do Not Connect
DNC[1]
Do Not Connect
DNC[1]
Do Not Connect
SREGCOMP Voltage Regulator Error Amp Comp
SREGFB
Regulator Voltage Mode Feedback
Node
SREGCSN
Current Mode Feedback Negative
SREGCSP
Current Mode Feedback Positive
SREGSW
Switch Mode Regulator OUT
SREGHVIN Switch Mode Regulator IN
GDVDD
Gate Driver Power Supply
Pin
GDVSS
Gate Driver Ground
No. Digital
P1[4]
VSS
VDD
P0[4]
CSN1
CSP1
CSP0
CSN0
FN0[3]
FN0[2]
FN0[1]
FN0[0]
GDVDD
GDVSS
2
3
4
P1[0]
56
55
54
53
52
51
50
49
48
47
46
45
44
43
I
15
16
17
18
19
20
21
22
23
24
25
26
27
28
I/O
Description
VDD
VSS
AVSS
AVDD
DNC
DNC
DNC
DNC
SREGCOMP
SREGFB
SREGCSN
SREGCSP
1
Name
I
CSN1
P0[4]
I
VDD
VSS
P1[4]
Page 24 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
12.7 CY8CLED01D01 56-Pin Part Pinout (without OCD)
The CY8CLED01D01 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a “P” and
“FN0”) is capable of Digital I/O.
Table 12-7. CY8CLED01D01 56-Pin Part Pinout (QFN)
2
3
4
I/O
I/O
I/O
I
I/O
I/O
5
I/O
I
6
I/O
I
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
I/O
I/O
I
I
25
26
27
28
29
30
P1[0]
I
I
I
I
O
GPIO/I2C SDA (secondary), ISSP
primary
P2[2]
GPIO/Direct Switch Cap connection
P0[3]
GPIO/Ainput(coI0) Aoutput (coI0)
P0[5]
GPIO/Ainput(coI0) Aoutput (coI1)
Capsense Ref Cap
P0[7]
GPIO/Connects to Analog Column
Capsense Ref Cap
P1[1]
GPIO/I2C SCLK (secondary) ISSP
primary
P1[5]
GPIO/I2C SDATA (Primary)
P1[7]
GPIO/ I2C SCLK (Primary)
VSS
Digital Ground
NC
No Connect
NC
No Connect
NC
No Connect
NC
No Connect
XRES
External Reset
VDD
Digital Power Supply
VSS
Digital Ground
AVSS
Analog Ground
AVDD
Analog Power Supply
DNC[1]
Do Not Connect
DNC[1]
Do Not Connect
DNC[1]
Do Not Connect
DNC[1]
Do Not Connect
SREGCOMP Voltage Regulator Error Amp Comp
SREGFB
Regulator Voltage Mode Feedback
Node
SREGCSN
Current Mode Feedback Negative
SREGCSP
Current Mode Feedback Positive
SREGSW
Switch Mode Regulator OUT
SREGHVIN Switch Mode Regulator IN
GDVDD
Gate Driver Power Supply
Pin
GDVSS
Gate Driver Ground
No. Digital
P1[0]
P2[2]
P0[3]
P0[5]
P0[7]
P1[1]
P1[5]
P1[7]
VSS
NC
NC
NC
NC
XRES
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Exposed
Pad
PGND3
DNC[1]
DNC[1]
PGND2
DNC[1]
DNC[1]
DNC[1]
Power FET Ground 3
Do Not Connect
Do Not Connect
Power FET Ground 2
Do Not Connect
Do Not Connect
Do Not Connect
44
45
46
47
48
49
50
38
39
40
DNC[1]
PGND1
SW0
Do Not Connect
Power FET Ground 1
Power Switch 0
51
52
53
GD0
PGND0
GDVSS
External Low Side Gate Driver 0
Power FET Ground 0
Gate Driver Ground
54
55
56
O
I/O
PGND0
GD0
SW0
PGND1
DNC
DNC
DNC
DNC
PGND2
DNC
DNC
PGND3
GDVSS
GDVDD
Type
I/O
I/O
I/O
I/O
I
I/O
42
41
40
39
38
37
36
35
34
33
32
31
30
29
* Connect Exposed Pad to PGNDx
Analog
Power
Rows Columns Peripherals
31
32
33
34
35
36
37
41
42
43
QFN Top View
SREGSW
SREGHVIN
I
Figure 12-7. CY8CLED01D01 56-Pin PowerPSoC Device
P1[4]
VSS
VDD
P0[4]
DNC
DNC
CSP0
CSN0
FN0[3]
FN0[2]
FN0[1]
FN0[0]
GDVDD
GDVSS
I/O
Description
56
55
54
53
52
51
50
49
48
47
46
45
44
43
1
Name
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Rows
Type
Analog
Power
Columns Peripherals
VDD
VSS
AVSS
AVDD
DNC
DNC
DNC
DNC
SREGCOMP
SREGFB
SREGCSN
SREGCSP
Pin
No. Digital
Name
Description
GDVDD
FN0[0]
FN0[1]
FN0[2]
FN0[3]
CSN0
CSP0
Gate Driver Power Supply
Function I/O
Function I/O
Function I/O
Function I/O
Current Sense Negative Input 0
Current Sense Positive Input and
Power Supply - CSA0
Do Not Connect
Do Not Connect
GPIO/Connects to Analog Column (1),
connects to bandgap output
Digital Power Supply
Digital Ground
GPIO / External Clock Input
I
DNC[1]
DNC[1]
P0[4]
I
VDD
VSS
P1[4]
Note
1. Do Not Connect (DNC) pins must be left unconnected, or floating. Connecting these pins to power or ground may cause improper operation or failure of the device.
Document Number: 001-46319 Rev. *G
Page 25 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
13. Register General Conventions
13.1 Abbreviations Used
13.2 Register Naming Conventions
The register conventions specific to this section are listed in
Table 13-1.
The register naming convention specific to the PSoC core
section of PowerPSoC blocks and their registers is:
Table 13-1. Register Conventions
Convention
Description
R
Read register or bit(s)
W
Write register or bit(s)
L
Logical register or bit(s)
C
Clearable register or bit(s)
#
Access is bit specific
<Prefix>mn<Suffix>
where m = row index, n = column index
Therefore, ASD13CR3 is a register for an analog PowerPSoC
block in row 1 column 3.
The register naming convention specific to the power peripheral
section of PowerPSoC blocks and their registers is:
<Prefix>x<Suffix>
where x = number of channel
Therefore, CSA0_CR is a register for a power peripheral
PowerPSoC block in for Current Sense Amplifier, channel 0.
13.3 Register Mapping Tables
The PowerPSoC device has a total register address space of
512 bytes. The register space is also referred to as I/O space and
is broken into two parts. The XIO bit in the Flag register (CPU_F)
determines which bank the user is currently in. When the XIO bit
is set, the user is said to be in the “extended” address space or
the “configuration” registers.
More detailed description of the Registers are found in the
PowerPSoC TRM.
Document Number: 001-46319 Rev. *G
Page 26 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
13.4 Register Map Bank 0 Table
Name
PRT0DR
PRT0IE
PRT0GS
PRT0DM2
PRT1DR
PRT1IE
PRT1GS
PRT1DM2
PRT2DR
PRT2IE
PRT2GS
PRT2DM2
FN0DR
FN0IE
FN0GS
FN0DM2
PDMUX_S1
PDMUX_S2
PDMUX_S3
PDMUX_S4
PDMUX_S5
PDMUX_S6
CHBOND_CR
DBB00DR0
DBB00DR1
DBB00DR2
DBB00CR0
DBB01DR0
DBB01DR1
DBB01DR2
DBB01CR0
DCB02DR0
DCB02DR1
DCB02DR2
DCB02CR0
DCB03DR0
DCB03DR1
DCB03DR2
DCB03CR0
DBB10DR0
DBB10DR1
DBB10DR2
DBB10CR0
DBB11DR0
DBB11DR1
DBB11DR2
DBB11CR0
DCB12DR0
DCB12DR1
DCB12DR2
DCB12CR0
DCB13DR0
DCB13DR1
DCB13DR2
DCB13CR0
Addr
(0,Hex)
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
20
21
22
23
24
25
26
27
28
29
2A
2B
2C
2D
2E
2F
30
31
32
33
34
35
36
37
38
39
3A
3B
3C
3D
3E
3F
Access
Name
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
DPWM0PCF
DPWM0PDH
DPWM0PDL
DPWM0PWH
DPWM0PWL
DPWM0PCH
DPWM0PCL
DPWM0GCFG
DPWM1PCF
DPWM1PDH
DPWM1PDL
DPWM1PWH
DPWM1PWL
DPWM1PCH
DPWM1PCL
DPWM1GCFG
DPWM2PCF
DPWM2PDH
DPWM2PDL
DPWM2PWH
DPWM2PWL
DPWM2PCH
DPWM2PCL
DPWM2GCFG
DPWM3PCF
DPWM3PDH
DPWM3PDL
DPWM3PWH
DPWM3PWL
DPWM3PCH
DPWM3PCL
DPWM3GCFG
AMX_IN
AMUX_CFG
RW
RW
RW
RW
RW
RW
RW
#
W
RW
#
#
W
RW
#
#
W
RW
#
#
W
RW
#
#
W
RW
#
#
W
RW
#
#
W
RW
#
#
W
RW
#
ARF_CR
CMP_CR0
ASY_CR
CMP_CR1
PAMUX_S1
PAMUX_S2
PAMUX_S3
PAMUX_S4
TMP_DR0
TMP_DR1
TMP_DR2
TMP_DR3
ACB00CR3
ACB00CR0
ACB00CR1
ACB00CR2
ACB01CR3
ACB01CR0
ACB01CR1
ACB01CR2
DPWM0PCFG
DPWM1PCFG
DPWM2PCFG
DPWM3PCFG
DPWMINTFLG
DPWMINTMSK
DPWMSYNC
Document Number: 001-46319 Rev. *G
Addr
(0,Hex)
40
41
42
43
44
45
46
47
48
49
4A
4B
4C
4D
4E
4F
50
51
52
53
54
55
56
57
58
59
5A
5B
5C
5D
5E
5F
60
61
62
63
64
65
66
67
68
69
6A
6B
6C
6D
6E
6F
70
71
72
73
74
75
76
77
78
79
7A
7B
7C
7D
7E
7F
Access
Name
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
ASC10CR0
ASC10CR1
ASC10CR2
ASC10CR3
ASD11CR0
ASD11CR1
ASD11CR2
ASD11CR3
RW
#
#
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
ASD20CR0
ASD20CR1
ASD20CR2
ASD20CR3
ASC21CR0
ASC21CR1
ASC21CR2
ASC21CR3
VDAC6_CR
VDAC6_DR0
VDAC6_DR1
VDAC4_CR
VDAC4_DR0
VDAC4_DR1
VDAC5_CR
VDAC5_DR0
VDAC5_DR1
MUL1_X
MUL1_Y
MUL1_DH
MUL1_DL
ACC1_DR1
ACC1_DR0
ACC1_DR3
ACC1_DR2
RDI0RI
RDI0SYN
RDI0IS
RDI0LT0
RDI0LT1
RDI0RO0
RDI0RO1
RDI1RI
RDI1SYN
RDI1IS
RDI1LT0
RDI1LT1
RDI1RO0
RDI1RO1
Addr
(0,Hex)
80
81
82
83
84
85
86
87
88
89
8A
8B
8C
8D
8E
8F
90
91
92
93
94
95
96
97
98
99
9A
9B
9C
9D
9E
9F
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
AA
AB
AC
AD
AE
AF
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
BA
BB
BC
BD
BE
BF
Access
Name
RW
RW
RW
RW
RW
RW
RW
RW
VDAC0_CR
VDAC0_DR0
VDAC0_DR1
VDAC1_CR
VDAC1_DR0
VDAC1_DR1
VDAC2_CR
VDAC2_DR0
VDAC2_DR1
VDAC3_CR
VDAC3_DR0
VDAC3_DR1
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
W
W
R
R
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
CUR_PP
STK_PP
IDX_PP
MVR_PP
MVW_PP
I2C_CFG
I2C_SCR
I2C_DR
I2C_MSCR
INT_CLR0
INT_CLR1
INT_CLR2
INT_CLR3
INT_MSK3
INT_MSK2
INT_MSK0
INT_MSK1
INT_VC
RES_WDT
DEC_DH
DEC_DL
DEC_CR0
DEC_CR1
MUL0_X
MUL0_Y
MUL0_DH
MUL0_DL
ACC0_DR1
ACC0_DR0
ACC0_DR3
ACC0_DR2
CPU_F
RW
RW
RW
RW
RW
RW
RW
DAC_D
CPU_SCR1
CPU_SCR0
Addr
(0,Hex)
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
CA
CB
CC
CD
CE
CF
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
DA
DB
DC
DD
DE
DF
E0
E1
E2
E3
E4
E5
E6
E7
E8
E9
EA
EB
EC
ED
EE
EF
F0
F1
F2
F3
F4
F5
F6
F7
F8
F9
FA
FB
FC
FD
FE
FF
Access
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
#
RW
#
RW
RW
RW
RW
RW
RW
RW
RW
RC
W
RC
RC
RW
RW
W
W
R
R
RW
RW
RW
RW
RL
RW
#
#
Page 27 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
13.5 Register Map Bank 1 Table: User Space
Name
PRT0DM0
PRT0DM1
PRT0IC0
PRT0IC1
PRT1DM0
PRT1DM1
PRT1IC0
PRT1IC1
PRT2DM0
PRT2DM1
PRT2IC0
PRT2IC1
FN0DM0
FN0DM1
FN0IC0
FN0IC1
DBB00FN
DBB00IN
DBB00OU
DBB01FN
DBB01IN
DBB01OU
DCB02FN
DCB02IN
DCB02OU
DCB03FN
DCB03IN
DCB03OU
DBB10FN
DBB10IN
DBB10OU
DBB11FN
DBB01IN
DBB01OU
DCB12FN
DCB12IN
DCB12OU
DCB13FN
DCB13IN
DCB13OU
Addr
(1,Hex)
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
20
21
22
23
24
25
26
27
28
29
2A
2B
2C
2D
2E
2F
30
31
32
33
34
35
36
37
38
39
3A
3B
3C
3D
3E
3F
GDRV2_CR
Addr
(1,Hex)
40
41
42
43
44
45
46
47
48
49
4A
4B
4C
4D
4E
4F
50
51
52
53
54
55
56
57
58
59
5A
5B
5C
5D
5E
5F
60
61
62
63
64
65
66
67
68
69
6A
6B
6C
6D
6E
6F
70
71
72
73
74
75
76
77
78
79
7A
7B
7C
7D
GDRV3_CR
7E
7F
Access
Name
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
CSA0_CR
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
CSA1_CR
CSA2_CR
CSA3_CR
CLK_CR0
CLK_CR1
ABF_CR0
AMD_CR0
CMP_GO_EN
AMD_CR1
ALT_CR0
ALT_CR1
CLK_CR2
TMP_DR0
TMP_DR1
TMP_DR2
TMP_DR3
ACB00CR3
ACB00CR0
ACB00CR1
ACB00CR2
ACB01CR3
ACB01CR0
ACB01CR1
ACB01CR2
GDRV0_CR
GDRV1_CR
RW
RW
RW
Document Number: 001-46319 Rev. *G
Access
Name
RW
ASC10CR0
ASC10CR1
ASC10CR2
ASC10CR3
ASD11CR0
ASD11CR1
ASD11CR2
ASD11CR3
RW
RW
RW
ASD20CR0
ASD20CR1
ASD20CR2
ASD20CR3
ASC21CR0
ASC21CR1
ASC21CR2
ASC21CR3
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
AMUX_CLK
RDI0RI
RDI0SYN
RDI0IS
RDI0LT0
RDI0LT1
RDI0RO0
RDI0RO1
RDI1RI
RDI1SYN
RDI1IS
RDI1LT0
RDI1LT1
RDI1RO0
RDI1RO1
RW
Addr
(1,Hex)
80
81
82
83
84
85
86
87
88
89
8A
8B
8C
8D
8E
8F
90
91
92
93
94
95
96
97
98
99
9A
9B
9C
9D
9E
9F
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
AA
AB
AC
AD
AE
AF
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
BA
BB
BC
BD
BE
BF
DAC_CR
Addr
(1,Hex)
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
CA
CB
CC
CD
CE
CF
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
DA
DB
DC
DD
DE
DF
E0
E1
E2
E3
E4
E5
E6
E7
E8
E9
EA
EB
EC
ED
EE
EF
F0
F1
F2
F3
F4
F5
F6
F7
F8
F9
FA
FB
FC
FD
CPU_SCR1
CPU_SCR0
FE
FF
Access
Name
RW
RW
RW
RW
RW
RW
RW
RW
CMPCH0_CR
CMPCH2_CR
CMPCH4_CR
CMPCH6_CR
CMPBNK8_CR
CMPBNK9_CR
CMPBNK10_CR
CMPBNK11_CR
CMPBNK12_CR
CMPBNK13_CR
RW
RW
RW
RW
RW
RW
RW
RW
GDI_O_IN
GDI_E_IN
GDI_O_OU
GDI_E_OU
HYSCTLR0CR
HYSCTLR1CR
HYSCTLR2CR
HYSCTLR3CR
MUX_CR0
MUX_CR1
MUX_CR2
SREG_TST
OSC_GO_EN
OSC_CR4
OSC_CR3
OSC_CR0
OSC_CR1
OSC_CR2
VLT_CR
VLT_CMP
DEC_CR2
IMO_TR
ILO_TR
BDG_TR
RW
RW
RW
RW
RW
RW
RW
RW
CPU_F
RW
RW
RW
RW
RW
RW
RW
Access
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
R
RW
RW
RW
RW
RL
RW
#
#
Page 28 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
14. Electrical Specifications
This section presents the DC and AC electrical specifications of the CY8CLED04D0X, CY8CLED04G01, CY8CLED03D0X,
CY8CLED03G01, CY8CLED02D01, and CY8CLED01D01 of the PowerPSoC device family. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc. Specifications are
valid for -40°C ≤ TA ≤ 85°C and TJ ≤ 115°C, except where noted. Table 14-1 lists the units of measure that are used in this section.
Table 14-1. Units of Measure
Symbol
°C
dB
Hz
pp
σ
V
Ω
KB
ppm
sps
W
A
Unit of Measure
degrees Celsius
decibels
Hertz
peak-to-peak
sigma:one standard deviation
volts
ohms
1024 bytes
parts per million
samples per second
watts
amperes
Symbol
Kbit
KHz
KΩ
MHz
MΩ
μA
μF
μH
μs
μV
μVrms
μW
Unit of Measure
1024 bits
kilohertz
kilohms
megahertz
megaohms
microamperes
microfarads
microhenrys
microseconds
microvolts
microvolts
root-mean-square
microwatts
Symbol
mA
ms
mV
mW
nA
ns
nV
pA
pF
ps
fF
Unit of Measure
milliampere
millisecond
millivolts
milliwatts
nanoamperes
nanoseconds
nanovolts
picoamperes
picofarads
picoseconds
femtofarads
14.1 Absolute Maximum Ratings
Exceeding maximum ratings may shorten the useful life of the device. Not all user guidelines are production tested.
Symbol
TSTG
Description
Storage Temperature
Min
-55
Typ
–
Max
+115
Units
°C
TA
VDD,
AVDD,
GDVDD
VIO
Ambient Temperature with Power Applied
Supply Voltage on VDD, AVDD, GDVDD
-40
-0.5
–
–
+85
+6.0
°C
V
VSS - 0.5
–
VDD + 0.5
V
VSS - 0.5
–
–
–
VDD + 0.5
36 [2]
V
V
-0.5
-1.0
–
–
36 [2]
1.0
V
V
-50
–
+50
mA
-25
–
+50
mA
DC Input Voltage
VIO2
VFET
DC Voltage Applied to Tri-state
Maximum Voltage from Power Switch
(SWx) to Power FET Ground (PGNDx)
VCSP,VCSN Maximum Voltage applied to CSA pins
VSENSE
Maximum Input Differential Voltage
across CSA input
IMAIO
Maximum Current into any Port Pin
Configured as Analog Driver
IMIO
Maximum Current into any Port and
Function Pin
Notes
Higher storage temperatures
reduces data retention time.
Recommended storage temperature is 0°C to 50°C.
TJ ≤ 115°C
Relative to VSS, AVSS, and
GDVSS respectively
Applies only to GPIO and FN0
pins
PGNDx is connected to GDVSS
Note
2. Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. The system designer must ensure that the Absolute Maximum Ratings
are NEVER exceeded. Functional operation is not implied under any conditions beyond the “Electrical Characteristics”, listed page 27 onwards. Extended exposure
to “Absolute Maximum Ratings” may affect device reliability.
Document Number: 001-46319 Rev. *G
Page 29 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Symbol
LU
ESD
tREGIN
tHVDD
Description
Latch Up current
Electrostatic Discharge Voltage
High Voltage Supply Ramp Time
(SREGHVIN pin)
High Voltage Supply Ramp Time (CSPx
pins)
Min
200
2000
1
Typ
–
–
–
Max
–
–
–
Units
mA
V
μs
150
–
–
ns
Notes
JESD78A Conformal
Human Body Model ESD.
Figure 14-1. High Voltage Supply Ramp Time (SREGHVIN pin)
VREGIN
32V
7V
1
µs
14.2 Operating Temperature
Symbol
TA
TJ
Description
Ambient Temperature
Junction Temperature
Document Number: 001-46319 Rev. *G
Min
-40
-40
Typ
–
–
Max
+85
+115
Units
°C
°C
Notes
TJ ≤ 115°C
Page 30 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15. Electrical Characteristics
15.1 System Level
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115oC. These are for design guidance only.
Table 15-1. System Level Operating Specifications
Symbol
fSW
tD,MAX
D
E
Description
Circuit Switching Frequency Range for
Hysteretic Control Loop
Maximum Delay Time from CSA Input to
FET State Change
Output Duty Cycle for Hysteretic
Controllers
Power Converter Efficiency
Min
0.02
Typ
–
Max
2
Units
MHz
Notes
–
–
100
ns
HVDD = 24V, ID = 1A, fSW = 2 MHz
5
–
95
%
fSW < 0.25 MHz
90
95
–
%
HVDD = 24V, ID = 1A, fSW = 2 MHz
15.2 Chip Level
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Note See the PowerPSoC Technical Reference Manual for more information on the DPWMxPCF register
Table 15-2. Chip Level DC Specifications
Symbol
VDD, AVDD,
GDVDD
HVDD
Description
Digital, Analog, and Gate Driver Supply
Voltage Range
High Voltage Supply Voltage Range
Min
4.75
Typ
–
Max
5.25
7
–
32
IVDD
Supply Current (VDD pins),
IMO = 24 MHz
–
16
50
IAVDD
IGDVDD
Supply Current(AVDD pin)
Supply Current Per Channel(GDVDD
pins)
–
–
–
–
–
–
25
25
100
ISB
Sleep (Mode) Current with POR, LVD,
Sleep Timer, and WDT.
–
18
25
–
30
550
Document Number: 001-46319 Rev. *G
Units
Notes
V
All should be powered from the
same source.
V
Applies to High Voltage pins CSPx
and SREGHVIN. Not all pins need
to be at the same voltage level.
mA Conditions are VDD = 5V, TJ = 25°C,
CPU = 3 MHz, SYSCLK doubler
disabled, VC1 = 1.5 MHz,
VC2 = 93.75 kHz, VC3 = 93.75 kHz,
analog power = off.
mA Conditions are VDD = 5V, TJ = 25°C,
mA Internal Power FET at 2 MHz
mA External Gate Driver at 1 MHz,
CL = 4 nF at VDD = 5V
μA TJ = 25°C, Built-in Switching
Regulator disabled, DPWMxPCF =
0, Power Peripherals disabled,
analog power = off
μA TJ = 115°C, Built-in Switching
Regulator disabled, DPWMxPCF =
0, Power Peripherals disabled,
analog power = off
Page 31 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Table 15-3. Chip Level AC Specifications
Symbol
Description
Min
Typ
Max
Units
fIMO24
Internal Main Oscillator Frequency for 24
MHz
23.04
24
24.96
MHz
fCPU1
CPU Frequency
0.093
24
24.96
MHz
fBLK
Digital PSoC Block Frequency
0
48
49.92[3]
f32K1
Internal Low-Speed Oscillator Frequency
15
32
64
kHz
Jitter32k
32 kHz Period Jitter
–
100
–
ns
Jitter24M1
24 MHz Period Jitter (IMO) Peak-to-Peak
–
600
–
ps
Notes
MHz Refer to “PSoC Core Digital Block
Specifications” on page 47.
Figure 15-1. 24 MHz Period Jitter (IMO) Timing Diagram
15.3 Power Peripheral Low Side N-Channel FET
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-4. Low Side N-Channel FET DC Specifications
Min
Typ
Max
Units
VDS
Symbol
Operating Drain to Source Voltage
–
–
32
V
VDS,INST
Instantaneous Drain Source Voltage
–
–
36
V
ID
Average Drain Current
–
–
–
–
1
0.5
A
A
CY8CLED04/3/2/1D01 devices
CY8CLED04/3D02 devices
IDMAX
Maximum Instantaneous Repetitive Pulsed
Current
–
–
3
A
–
–
1.5
A
Less than 33% duty cycle for an
average current of 1A, fSW = 0.1MHz.
CY8CLED04/3/2/1D01 devices
Less than 33% duty cycle for an
average current of 0.5A, fSW =
0.1MHz. CY8CLED04/3D02 devices
–
–
0.5
Ω
–
–
1
Ω
ID = 1A, GDVDD = 5V, TJ = 25°C
CY8CLED04/3/2/1D01 devices
ID = 0.5A, GDVDD = 5V, TJ = 25°C
CY8CLED04/3D02 devices
RDS(ON)
Description
Drain to Source ON resistance
Notes
IDSS
Switching Node to PGND Leakage
–
–
–
–
10
250
μA
μA
TJ = 25°C
TJ = 115°C
ISFET
Supply Current Per Channel - FET (Internal
Gate Driver)
–
–
6.25
mA
fSW = 2 MHz
Table 15-5. Low Side N-Channel FET AC Specifications
Min
Typ
Max
Units
tR
Symbol
Rise Time
Description
–
–
20
ns
ID = 1A, RD = 32Ω
Notes
tF
Fall Time
–
–
20
ns
ID = 1A, RD = 32Ω
Note
3. See the individual user module data sheets for information on maximum frequencies for user modules.
Document Number: 001-46319 Rev. *G
Page 32 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 15-2. Low Side N-Channel FET Test Circuit for IDSS, tR, and tF
RD
ID
RG
V INPUT
VG
15.4 Power Peripheral External Power FET Driver
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115oC. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-6. Power FET Driver DC Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
VOHN
N-Channel FET Driver Output Voltage -Drive VDD - 0.45
High
VDD - 0.1
–
–
–
–
V
V
IOH =100 mA
IOH =10 mA
VOLN
N-Channel FET Driver Output Voltage -Drive
Low
–
–
–
–
0.45
0.1
V
V
IOL =100 mA
IOL =10 mA
ISFETDRV
Supply Current Per Channel - External FET
Driver
–
–
25
mA
Min
Typ
Max
Units
CL = 4nF at GDVDD = 5V,
FSW = 1 MHz
Table 15-7. Power FET Driver AC Specifications
Symbol
Description
tr
Rise Time
–
45
55
ns
tf
Fall Time
–
45
55
ns
tp(LH)
Propagation Delay (Low-to-High)
–
–
10
ns
tp(HL)
Propagation Delay (High-to-Low))
–
–
10
ns
Notes
CL = 4nF at GDVDD = 5V
15.5 Power Peripheral Hysteretic Controller
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-8. Hysteretic Controller DC Specifications
Symbol
Description
VIO
Comparator Input Offset Voltage
VICM
Input Common Mode Voltage Range
VH
Hysteresis Voltage
ISHYST
Supply Current - Hysteretic Controller
Document Number: 001-46319 Rev. *G
Min
Typ
Max
Units
–
–
–
–
7.5
15
mV
mV
Notes
1V ≤ VICM ≤ 3V
0V ≤ VICM ≤ VDD
0
–
VDD
V
4.5
–
11
mV
Comparator Internal Hysteresis
VICM = 1.5V - 2.5V
–
2
–
mA
Includes two Power Peripheral
Comparators and one Reference
DAC, fSW = 2 MHz
Page 33 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Table 15-9. Hysteretic Controller AC Specifications
Symbol
Description
Min
Typ
Max
Units
MONOSHOT<1:0> = 00
10
–
30
ns
MONOSHOT<1:0> = 01
20
–
60
ns
MONOSHOT<1:0> = 10
40
–
110
ns
MONOSHOT<1:0> = 11
–
–
–
ns
Notes
tON / tOFF Minimum ON/OFF timer
Timers Disabled
15.6 Power Peripheral Comparator
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-10. Comparator DC Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
VIN
Input Voltage Range
0
–
VDD
V
VIO
Comparator Input Offset Voltage
–
–
–
–
7.5
15
mV
mV
1V ≤ VICM ≤ 3V
0V ≤ VICM ≤ VDD
VHYS
Hysteresis Voltage
2.5
4.5
–
–
30
11
mV
mV
2.5V < VICM < 1.5V
1.5V ≤ VICM ≤ 2.5V
VOVDRV
Overdrive Voltage
5
–
–
mV
ISCOMP
Supply Current - Comparator
–
–
650
μA
VICM,COMP Comparator Input Common Mode Voltage
Range
0
–
VDD
V
Description
Min
Typ
Max
Units
Notes
Comparator Delay Time (FN0x pin to FN0x
pin)
–
150
–
ns
VOVDRV = 5mV, CL = 10pF at VDD
= 5V
Table 15-11. Comparator AC Specifications
Symbol
tD
Figure 15-3. Comparator Timing Diagram
Document Number: 001-46319 Rev. *G
Page 34 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.7 Power Peripheral Current Sense Amplifier
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115oC. Typical parameters apply to VDD of 5V and HVDD of 32V at 25°C. These are for design guidance only.
Table 15-12. Current Sense Amplifier DC Specifications
Symbol
Min
Typ
Max
Units
Notes
7
–
32
V
Either terminal of the amplifier must
not exceed this range for functionality
VICM(Tolerant) Non Functional Operating Range
0
–
32
VSENSE
Input Differential Voltage Range
0
–
150
mV
IS,CSA
Supply Current - CSA
–
–
1
mA
IBIASP
Input Bias Current (+)
–
–
600
μA
IBIASN
Input Bias Current (-)
–
–
1
μA
PSRHV
Power Supply Rejection (CSP pin)
–
–
-25
dB
fSW < 2 MHz
K
Gain
19.7
20
20.3
V/V
VSENSE = 50 mV to 130 mV
VIOS
Input Offset
–
–
2
mV
VSENSE = 50 mV to 130 mV
CIN_CSP
CSP Input Capacitance
–
–
5
pF
CIN_CSN
CSN Input Capacitance
–
–
2
pF
Description
Min
Typ
Max
Units
tSETTLE
Output Settling Time to 1% of Final Value
–
–
5
μs
tPOWERUP
Power Up Time to 1% of Final Value
–
–
5
μs
VICM
Description
Input Common Mode Voltage Operating
Range
Absolute Maximum Rating for VSENSE
should never be exceeded. See
Absolute Maximum Ratings on page
29
Enabling CSA causes an incremental
draw of 1 mA on the AVDD rail.
Table 15-13. Current Sense Amplifier AC Specifications
Symbol
Notes
Figure 15-4. Current Sense Amplifier Timing Diagram
VINPUT
VCSP
VCSN
VINPUT -50 mV
t SETTLE
VINPUT -150 mV
t SETTLE
tDELAY
t ACTIVATE
VCSP ,VCSN
tPOWERUP
K*100 mV
OUT
K*25 mV
0V
Not Valid
time
Document Number: 001-46319 Rev. *G
Page 35 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.8 Power Peripheral PWM/PrISM/DMM Specification Table
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115oC. Typical parameters apply to 5V at 25°C. These are for design guidance only. See the PowerPSoC Technical
Reference Manual for more information on PWM/PrISM/DMM.
Table 15-14. PWM/PrISM/DMM DC Specifications
Symbol
Description
Min
Typ
Max
Units
Supply Current - PWM, PrISM,
or DMM
–
–
5
mA
Description
Min
Typ
Max
Units
Notes
fRANGE16
PWM Output Frequency Range
16-bit period
24,000,000/(256*216)
–
48,000,000/216
Hz
Period Value = 216 -1,
Min: N = 255, Max: N = 0
fRANGE8
PWM Output Frequency Range
8-bit period
24,000,000/(256*28)
–
48,000,000/28
Hz
Period Value = 28 -1, Min:
N = 255, Max: N = 0
24,000,000/(256*(2M-1)
–
48,000,000/2
Hz
Min: N = 255, Maqx: N =
0, M = 2 to 16
24,000,000/
(256*Max DMM Period)
–
48,000,000/(Mi
n DMM Period)
Hz
Min DMM Period:
2 (Right Aligned),
3 (Center Aligned),
4(Left Aligned)
Max DMM Period:
212 (Right Aligned),
8190 (Center Aligned),
212 (Left Aligned)
(1/16)*(Min
fRANGE,Dimming)
–
(15/16)*(Max
fRANGE,Dimming)
Hz
IS,Modulation
Notes
Table 15-15. PWM/PrISM/DMM AC Specifications
Symbol
PWM Mode
PrISM Mode
fRANGE
PrISM Output Frequency
Range
DMM Mode
fRANGE,Dimming DMM Dimming Frequency
Range
fRANGE,Dither
DMM Dither Frequency Range
Document Number: 001-46319 Rev. *G
Page 36 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.9 Power Peripheral Reference DAC Specification
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115oC. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-16. Reference DAC DC Specifications
Symbol
Description
Min
Typ
Max
Units
–
–
600
μA
Notes
ISDAC
Supply Current - Reference DAC
Mode 0 and Mode1
INL
Integral Non Linearity
-1
-1.5
–
–
1
1.5
LSB
LSB
Mode 0
Mode 1
DNL
Differential Non Linearity
-0.5
–
0.5
LSB
Mode 0 and Mode1
AERROR
Gain Error
-5
-7
–
–
5
7
LSB
LSB
Mode 0
Mode 1
OSERROR
Offset Error
–
–
1
LSB
Mode 0 and Mode1
VDACFS
Fullscale Voltage - Reference DAC
–
–
–
–
2.6
1.3
LSB
LSB
Mode 0
Mode 1
VDACMM
Fullscale Voltage Mismatch (Pair of
Reference DACs - Even and Odd)
–
–
–
–
7
12
LSB
LSB
Mode 0
Mode 1
Description
Min
Typ
Max
Units
tSETTLE
Output settling time to 0.5 LSB of final value
–
–
10
μs
Mode 0 and Mode1
tSTARTUP
Startup time to within 0.5 LSB of final value
–
–
10.5
μs
Mode 0 and Mode1
Table 15-17. Reference DAC AC Specifications
Symbol
Notes
15.10 Power Peripheral Built-in Switching Regulator
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115oC. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-18. Built-in Switching Regulator DC Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
7
–
32
V
See Absolute Maximum Ratings on
page 29
4.8
5.0
5.2
V
Does not include VRIPPLE
–
–
100
mV
VREGIN
Input Supply Voltage Range
VREGOUT
Output Voltage Range
VRIPPLE
Output Ripple
VUVLO
Under Voltage Lockout Voltage
5.5
–
6.5
V
ILOAD
DC Output Current -Active Mode
0.01
–
250
mA
IS,BSR
Supply Current - Built-in Switching
Regulator
–
–
4
mA
ISB,HV
Standby Current (High Voltage)
–
–
250
μA
IINRUSH
Inrush Current
VREGIN < VUVLO: Power Down Mode
VREGIN > VUVLO: Active Mode
–
–
1.2
A
RDS(ON),PFET PFET Drain to Source ON resistance
–
2.5
–
Ω
LineREG
Line Regulation
–
1
–
mV
ILOAD = 250 mA, VREGIN = 7V to 32V
LoadREG
Load Regulation
–
1
–
mV
VREGIN = 24V, ILOAD = 2.5 mA to
250 mA
PSRR
Power Supply Rejection Ratio
–
-60
–
dB
VRIPPLE = 0.2*VREGIN,
fRIPPLE = 1 kHz to 10 kHz
EBSR
Built-in Switching Regulator Efficiency
80
–
–
%
VREGIN = 24 V, ILOAD = 250 mA
Document Number: 001-46319 Rev. *G
Page 37 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Table 15-19. Built-in Switching Regulator AC Specifications
Symbol
fSW
tRESP
tSU
tPD
tREGIN
tPD_ACT
tACT_PD
Description
Min
Switching Frequency
0.956
Response time to within 0.5% of final value
–
Startup Time
–
Power Down Time
–
High Voltage Supply Ramp Time
1
(SREGHVIN pin)
Time from Power Down to Active Mode
–
Time from Active Mode to Power Down
–
Mode
Typ
1
10
–
–
–
Max
1.04
–
1
100
–
–
–
1
50
Units
Notes
MHz
μs
ms
μs
μs
See Absolute Maximum Ratings on
page 29
ms
μs
Table 15-20. Built-in Switching Regulator Recommended Components
Rfb1
Rfb2
Ccomp
Rcomp
L
Component Name
Value
2
0.698
2200
20
47
Unit
kΩ
kΩ
pF
kΩ
μH
Rsense
C1
Cin
0.5
10
1
Ω
μF
μF
Document Number: 001-46319 Rev. *G
Notes
Tolerance 1% or better
Tolerance 1% or better
Tolerance 20% or better
Tolerance 5% or better
Tolerance 20% or better, Saturation current rating of 1.5 A or
higher
Tolerance 1% or better
Ceramic, X7R grade, Minimum ESR of 0.1Ω
Ceramic, X7R grade
Page 38 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Figure 15-5. Built-in Switching Regulator Timing Diagram
VREGIN
VREGIN
7
tSU
5
VREGOUT
tHVDD
tPD
tPD_ACT
Time
Powerdown
MODE
Figure 15-6. Built-in Switching Regulator
Ref
Error
Amplifier
Osc
VREGIN
SREGHVIN
Logic and
Gate
Drive
Comparator
Current
Sense
Amp
C IN
SREGSW L
D1
VREGOUT = 5V
Rsense
Rfb1
ESR
Rfb2
C1
SREGCSP
SREGCSN
SREGCOMP
Ccomp
SREGFB
Document Number: 001-46319 Rev. *G
Rcomp
Page 39 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.11 General Purpose IO/Function Pin IO
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-21. GPIO/FN0 Pin IO DC Specifications
Symbol
RPU
RPD
VOH
Description
Pull Up Resistor
Pull Down Resistor
High Output Level
VOL
Low Output Level
VIL
VIH
VH
IIL
CIN
COUT
Input Low Level
Input High Level
Input Hysterisis
Input Leakage (Absolute Value)
Capacitive Load on Pins as Input
Capacitive Load on Pins as Output
Min
4
4
VDD - 1.0
Typ
5.6
5.6
–
Max
8
8
–
Units
kΩ
kΩ
V
–
–
0.75
V
–
2.1
–
–
–
–
–
–
60
1
3.5
3.5
0.8
–
–
10
10
V
V
mV
nA
pF
pF
Notes
IOH = 10 mA, 80 mA maximum
combined IOH budget
IOL = 25 mA, 200 mA maximum
combined IOL budget
Gross tested to 1 μA
TJ = 25°C.
TJ = 25°C.
Table 15-22. GPIO/FN0 Pin IO AC Specifications
Min
Typ
Max
Units
fGPIO
Symbol
GPIO Operating Frequency
Description
0
–
12
MHz
tRiseF
Rise Time, Normal Strong Mode, Cload = 50 pF
3
–
18
ns
tFallF
Fall Time, Normal Strong Mode, Cload = 50 pF
2
–
18
ns
tRiseS
Rise Time, Slow Strong Mode, Cload = 50 pF
10
27
–
ns
tFallS
Fall Time, Slow Strong Mode, Cload = 50 pF
10
22
–
ns
Notes
Normal Strong Mode
10% - 90%
Figure 15-7. GPIO/Function IO Timing Diagram
Document Number: 001-46319 Rev. *G
Page 40 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.12 PSoC Core Operational Amplifier Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC
blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.
Table 15-23. Operational Amplifier DC Specifications
Symbol
VOSOA
Description
Input Offset Voltage (absolute value)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
TCVOSOA Average Input Offset Voltage Drift
Min
Typ
Max
Units
–
–
1.6
1.3
1.2
10
8
7.5
mV
mV
mV
–
7.0
35.0
μV/°C
Notes
IEBOA
Input Leakage Current (Port 0 analog pins)
–
20
–
pA
Gross tested to 1 μA.
CINOA
Input Capacitance (Port 0 analog pins)
–
4.5
9.5
pF
TJ = 25°C.
VCMOA
Common Mode Voltage Range
Common Mode Voltage Range (high power
or high opamp bias)
0.0
–
0.5
–
VDD
VDD - 0.5
V
V
The common-mode input voltage
range is measured through an
analog output buffer. The specification includes the limitations
imposed by the characteristics of
the analog output buffer.
60
60
80
–
–
–
–
–
–
dB
dB
dB
VOHIGHOA High Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = High
VDD - 0.2
Power = Medium, Opamp Bias = High
VDD - 0.2
Power = High, Opamp Bias = High
VDD - 0.5
–
–
–
–
–
–
V
V
V
VOLOWOA Low Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
–
–
–
–
–
–
0.2
0.2
0.5
V
V
V
Supply Current (including associated Analog
Output Buffer)
Power = Low, Opamp Bias = Low
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = Low
Power = High, Opamp Bias = High
–
–
–
–
–
–
400
500
800
1200
2400
4600
800
900
1000
1600
3200
6400
μA
μA
μA
μA
μA
μA
Supply Voltage Rejection Ratio
52
80
–
dB
GOLOA
ISOA
PSRROA
Open Loop Gain
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
Document Number: 001-46319 Rev. *G
VSS ≤ VIN ≤ (VDD - 2.25) or (VDD
- 1.25V) ≤ VIN ≤ VDD.
Page 41 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
Table 15-24. Operational Amplifier AC Specifications
Symbol
Description
tROA
Rising Settling Time from 80% of ΔV to 0.1% of
ΔV (10 pF load, Unity Gain)
Power = Low, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
tSOA
Falling Settling Time from 20% of ΔV to 0.1%
of ΔV (10 pF load, Unity Gain)
Power = Low, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
SRROA
Rising Slew Rate (20% to 80%)
(10 pF load, Unity Gain)
Power = Low, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
SRFOA
Falling Slew Rate (20% to 80%)
(10 pF load, Unity Gain)
Power = Low, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
Gain Bandwidth Product
BWOA
Power = Low, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
ENOA
Noise at 1 kHz (Power = Medium,
Opamp Bias = High)
Min
Typ
Max
Units
–
–
–
–
–
–
3.9
0.72
0.62
μs
μs
μs
–
–
–
–
–
–
5.9
0.92
0.72
μs
μs
μs
0.15
1.7
6.5
–
–
–
–
–
–
V/μs
V/μs
V/μs
0.01
0.5
4.0
–
–
–
–
–
–
V/μs
V/μs
V/μs
0.75
3.1
5.4
–
–
–
–
100
–
–
–
–
MHz
MHz
MHz
nV/rt-Hz
Notes
15.13 PSoC Core Low Power Comparator
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-25. Low Power Comparator DC Specifications
Symbol
Description
Min
Typ
Max
Units
0.2
–
VDD - 1
V
LPC supply current
–
10
40
μA
LPC voltage offset
–
2.5
40
mV
Min
–
Typ
–
Max
50
Units
μs
VREFLPC
Low power comparator (LPC) reference
voltage range
ISLPC
VOSLPC
Notes
Table 15-26. Low Power Comparator AC Specifications
Symbol
tRLPC
Description
LPC response time
Document Number: 001-46319 Rev. *G
Notes
≥ 50 mV overdrive comparator
reference set within VREFLPC.
Page 42 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.14 PSoC Core Analog Output Buffer
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-27. Analog Output Buffer DC Specifications
Symbol
VOSOB
TCVOSOB
VCMOB
ROUTOB
Description
Input Offset Voltage (Absolute Value)
Average Input Offset Voltage Drift
Common-Mode Input Voltage Range
Output Resistance
Power = Low
Power = High
VOHIGHOB High Output Voltage Swing
(Load = 32 ohms to VDD/2)
Power = Low
Power = High
Min
–
–
0.5
Typ
3
+6
–
Max
12
–
VDD - 1.0
Units
mV
μV/°C
V
–
–
0.6
0.6
–
–
Ω
Ω
0.5 x VDD +
1.1
0.5 x VDD +
1.1
–
–
–
–
V
V
–
–
–
–
0.5 x VDD 1.3
0.5 x VDD 1.3
V
V
–
–
52
1.1
2.6
64
5.1
8.8
–
mA
mA
dB
Description
Min
Typ
Max
Units
Rising Settling Time to 0.1%, 1V Step, 100 pF
Load
Power = Low
Power = High
–
–
–
–
2.5
2.5
μs
μs
Falling Settling Time to 0.1%, 1V Step, 100
pF Load
Power = Low
Power = High
–
–
–
–
2.2
2.2
μs
μs
Rising Slew Rate (20% to 80%), 1V Step,
100 pF Load
Power = Low
Power = High
0.65
0.65
–
–
–
–
V/μs
V/μs
Falling Slew Rate (80% to 20%), 1V Step,
100 pF Load
Power = Low
Power = High
0.65
0.65
–
–
–
–
V/μs
V/μs
Small Signal Bandwidth, 20mVpp, 3dB BW,
100 pF Load
Power = Low
Power = High
0.8
0.8
–
–
–
–
MHz
MHz
Large Signal Bandwidth, 1Vpp, 3dB BW,
100 pF Load
Power = Low
Power = High
300
300
–
–
–
–
kHz
kHz
VOLOWOB Low Output Voltage Swing
(Load = 32 ohms to VDD/2)
Power = Low
Power = High
ISOB
PSRROB
Supply Current Including Bias Cell (No Load)
Power = Low
Power = High
Supply Voltage Rejection Ratio
Notes
(0.5 x VDD - 1.3) ≤ VOUT ≤
(VDD - 2.3).
Table 15-28. Analog Output Buffer AC Specifications
Symbol
tROB
tSOB
SRROB
SRFOB
BWOBSS
BWOBLS
Document Number: 001-46319 Rev. *G
Notes
Page 43 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.15 PSoC Core Analog Reference
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to
the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control
register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.
Reference control power is high.
Table 15-29. Analog Reference DC Specifications
Symbol
Description
BG
Bandgap Voltage Reference
–
AGND = VDD/2[4]
–
AGND = 2 x BandGap
–
AGND = BandGap[4]
[4]
BandGap[4]
–
AGND = 1.6 x
–
AGND Block to Block Variation
(AGND = VDD/2)[4]
–
Min
Typ
Max
Units
1.28
1.30
1.32
V
VDD/2 - 0.04
VDD/2 - 0.01
VDD/2 + 0.007
V
2 x BG - 0.048
2 x BG - 0.030
2 x BG + 0.024
V
BG - 0.009
BG + 0.008
BG + 0.016
V
1.6 x BG - 0.022 1.6 x BG - 0.010 1.6 x BG + 0.018
Notes
V
-0.034
0.000
0.034
V
RefHi = VDD/2 + BandGap
VDD/2 + BG 0.10
VDD/2 + BG
VDD/2 + BG +
0.10
V
–
RefHi = 3 x BandGap
3 x BG - 0.06
3 x BG
3 x BG + 0.06
V
–
RefHi = 3.2 x BandGap
3.2 x BG - 0.112
3.2 x BG
3.2 x BG + 0.076
V
–
RefLo = VDD/2 – BandGap
VDD/2 - BG 0.04
VDD/2 - BG +
0.024
VDD/2 - BG +
0.04
V
–
RefLo = BandGap
BG - 0.06
BG
BG + 0.06
V
15.16 PSoC Core Analog Block
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-30. Analog Block DC Specifications
Symbol
Description
Min
Typ
Max
Units
RCT
Resistor Unit Value (Continuous Time)
–
12.2
–
kΩ
CSC
Capacitor Unit Value (Switched
Capacitor)
–
80
–
fF
Document Number: 001-46319 Rev. *G
Notes
Page 44 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.17 PSoC Core POR and LVD
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Note The bits PORLEV and VM in the table below refer to bits in the VLT_CR register. See the PowerPSoC Technical Reference
Manual for more information on the VLT_CR register.
Table 15-31. POR and LVD DC Specifications
Symbol
Description
VPPOR0
VPPOR1
VPPOR2
VDD Value for PPOR Trip
PORLEV[1:0] = 00b
PORLEV[1:0] = 01b
PORLEV[1:0] = 10b
VLVD0
VLVD1
VLVD2
VLVD3
VLVD4
VLVD5
VLVD6
VLVD7
VDD Value for LVD Trip
VM[2:0] = 000b
VM[2:0] = 001b
VM[2:0] = 010b
VM[2:0] = 011b
VM[2:0] = 100b
VM[2:0] = 101b
VM[2:0] = 110b
VM[2:0] = 111b
Min
Typ
Max
Units
Notes
–
–
–
2.36
2.82
4.55
2.40
2.95
4.70
V
V
V
VDD must be greater than
or equal to 2.5V during
startup or reset from
Watchdog
2.40
2.85
2.95
3.06
4.37
4.50
4.62
4.71
2.45
2.92
3.02
3.13
4.48
4.64
4.73
4.81
2.51[5]
2.99[6]
3.09
3.20
4.55
4.75
4.83
4.95
V
V
V
V
V
V
V
V
Notes
4. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 0.02V.
5. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.
6. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.
Document Number: 001-46319 Rev. *G
Page 45 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.18 PSoC Core Programming Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-32. Programming DC Specifications
Symbol
Description
Min
Typ
Max
Units
IDDP
Supply Current During Programming or Verify
–
VILP
Input Low Voltage During Programming or
Verify
–
VIHP
Input High Voltage During Programming or
Verify
IILP
15
30
mA
–
0.8
V
2.1
–
–
V
Input Current when Applying Vilp to P1[0] or
P1[1] During Programming or Verify
–
–
0.2
mA
Driving internal pull down
resistor.
IIHP
Input Current when Applying Vihp to P1[0] or
P1[1] During Programming or Verify
–
–
1.5
mA
Driving internal pull down
resistor.
VOLV
Output Low Voltage During Programming or
Verify
–
–
VSS + 0.75
V
VOHV
Output High Voltage During Programming or
Verify
VDD - 1.0
–
VDD
V
50,000
–
–
–
Erase/write cycles per
block.
1,800,000
–
–
–
Erase/write cycles.
10
–
–
Years
Min
Typ
Max
Units
FlashENPB Flash Endurance (per block)
FlashENT
FlashDR
Flash Endurance (total)[7]
Flash Data
Retention[8]
Notes
Table 15-33. Programming AC Specifications
Symbol
Description
tRSCLK
Rise Time of SCLK
1
–
20
ns
tFSCLK
Fall Time of SCLK
1
–
20
ns
tSSCLK
Data Set up Time to Falling Edge of SCLK
40
–
–
ns
tHSCLK
Data Hold Time from Falling Edge of SCLK
40
–
–
ns
fSCLK
Frequency of SCLK
0
–
8
MHz
tERASEB
Flash Erase Time (Block)
–
10
–
ms
tWRITE
Flash Block Write Time
–
30
–
ms
tDSCLK
Data Out Delay from Falling Edge of SCLK
–
–
50
ns
Notes
Notes
7. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks
of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees
more than 50,000 cycles)
For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing.
Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.
8. Guaranteed for -40°C ≤ TA ≤ 85°C
Document Number: 001-46319 Rev. *G
Page 46 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.19 PSoC Core Digital Block Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-34. Digital Block AC Specifications
Function
Typ
Max
Units
50
–
–
ns
Maximum Frequency, No Capture
–
–
49.92
MHz
Maximum Frequency, With Capture
–
–
24.96
MHz
50
–
–
ns
Maximum Frequency, No Enable Input
–
–
49.92
MHz
Maximum Frequency, Enable Input
–
–
24.96
MHz
Asynchronous Restart Mode
20
–
–
ns
Synchronous Restart Mode
50[9]
–
–
ns
Disable Mode
50[9]
–
–
ns
–
–
49.92
MHz
CRCPRS
Maximum Input Clock Frequency
(PRS Mode)
–
–
49.92
MHz
CRCPRS
Maximum Input Clock Frequency
(CRC Mode)
–
–
24.96
MHz
SPIM
Maximum Input Clock Frequency
–
–
8.32
MHz
SPIS
Maximum Input Clock Frequency
–
–
4.16
MHz
Width of SS_ Negated Between
Transmissions
50[9]
–
–
ns
Maximum Input Clock Frequency
–
–
24.96
MHz
Maximum Input Clock Frequency with VDD
≥ 4.75V, 2 Stop Bits
–
–
49.92
MHz
Maximum Input Clock Frequency
–
–
24.96
MHz
Maximum Input Clock Frequency with VDD
≥ 4.75V, 2 Stop Bits
–
–
49.92
MHz
Timer
Counter
Dead Band
Description
Capture Pulse Width
Enable Pulse Width
Receiver
[9]
[9]
Notes
Kill Pulse Width:
Maximum Frequency
Transmitter
Min
Maximum data rate at 4.1 MHz due to
2 x over clocking.
Maximum data rate at 3.08 MHz due
to 8 x over clocking.
Maximum data rate at 6.15 MHz due
to 8 x over clocking.
Maximum data rate at 3.08 MHz due
to 8 x over clocking.
Maximum data rate at 6.15 MHz due
to 8 x over clocking.
Note
9. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).
Document Number: 001-46319 Rev. *G
Page 47 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
15.20 PSoC Core I2C Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and TJ ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.
Table 15-35. AC Characteristics of the I2C SDA and SCL Pins
Symbol
Description
Standard Mode
Min
Max
Fast Mode
Min
Max
Units
fSCLI2C
SCL Clock Frequency
0
100
0
400
kHz
tHDSTAI2C
Hold Time (repeated) START Condition. After
this period, the first clock pulse is generated.
4.0
–
0.6
–
μs
tLOWI2C
LOW Period of the SCL Clock
4.7
–
1.3
–
μs
tHIGHI2C
HIGH Period of the SCL Clock
4.0
–
0.6
–
μs
tSUSTAI2C
Setup Time for a Repeated START Condition
4.7
–
0.6
–
μs
tHDDATI2C
Data Hold Time
0
–
0
–
μs
tSUDATI2C
Data Setup Time
250
–
100[10]
–
ns
tSUSTOI2C
Setup Time for STOP Condition
4.0
–
0.6
–
μs
tBUFI2C
Bus Free Time Between a STOP and START
Condition
4.7
–
1.3
–
μs
tSPI2C
Pulse Width of Spikes are Suppressed by the
Input Filter.
–
–
0
50
ns
Notes
Figure 15-8. Definition of Timing for Fast/Standard Mode on the I2C Bus
Note
10. A fast mode I2C bus device can be used in a standard mode I2C bus system, but the requirement tSUDATI2 ≥ 250 ns must then be met. This is automatically the case
if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the
SDA line trmax + tSUDATI2 = 1000 + 250 = 1250 ns (according to the standard mode I2C bus specification) before the SCL line is released.
Document Number: 001-46319 Rev. *G
Page 48 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
16. Ordering Information
16.1 Key Device Features
Table 16-1. Device Key Features and Ordering Information
PowerPSoC Part Number
No. of Pins
Package
Channels
Voltage
Internal
FETs
56 QFN
56 QFN
56 QFN
56 QFN
56 QFN
56 QFN
56 QFN
56 QFN
56 QFN
8 mm X 8 mm
8 mm X 8 mm
8 mm X 8 mm
8 mm X 8 mm
8 mm X 8 mm
8 mm X 8 mm
8 mm X 8 mm
8 mm X 8 mm
8 mm X 8 mm
4
4
4
4
3
3
3
2
1
32V
32V
32V
32V
32V
32V
32V
32V
32V
4 X 1.0A
4 X 0.5A
0
4 X 1.0A
3 X 1.0A
3 X 0.5A
0
2 X 1.0A
1 X 1.0A
CY8CLED04D01-56LTXI
CY8CLED04D02-56LTXI
CY8CLED04G01-56LTXI
CY8CLED04DOCD1-56LTXI
CY8CLED03D01-56LTXI
CY8CLED03D02-56LTXI
CY8CLED03G01-56LTXI
CY8CLED02D01-56LTXI
CY8CLED01D01-56LTXI
Gate Drivers
for External
Low Side
N-FETs
4
4
4
4
3
3
3
2
1
17. Ordering Code Definitions
CY 8 C LED0x xxx (xxxx) - xx xxxx
Package Type:
LTX=QFN Pb-Free
Thermal Rating:
I = Industrial
Pin Count
OCD1 = On Chip Debugger
Part Number
Family Code: 4 = 4 Channel, 3 = 3 Channel, 2 = 2 Channel, 1 = 1 Channel
Technology Code: C = CMOS
Marketing Code: 8 = Cypress PSoC
Company ID: CY = Cypress
Document Number: 001-46319 Rev. *G
Page 49 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
18. Packaging Information
Packaging Dimensions
This section illustrates the package specification for the CY8CLED04D0X, CY8CLED04G01, CY8CLED03D0X, CY8CLED03G01,
CY8CLED02D01, and CY8CLED01D01 along with the thermal impedance for the package and solder reflow peak temperatures.
Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at
http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
Figure 18-1. 56-Pin (8x8 mm) QFN
51-85187 *D
18.1 Thermal Impedance
Package
Typical θJA [11]
56 QFN[12]
16.6 oC/W
18.2 Solder Reflow Peak Temperature
Following is the minimum solder reflow peak temperature to
achieve good solderability.
Package
Minimum Peak
Temperature[13]
Maximum Peak
Temperature
56 QFN
240oC
260oC
Notes
11. TJ = TA + POWER x θJA
12. To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.
13. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5oC with Sn-Pb or 245 ± 5oC with Sn-Ag-Cu paste
Refer to the solder manufacturer specifications.
Document Number: 001-46319 Rev. *G
Page 50 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
19. Development Tools
19.1 Software
This section presents the development tools available for all
current
PowerPSoC
device
families
including
the
CY8CLED04D0X,
CY8CLED04G01,
CY8CLED03D0X,
CY8CLED03G01, CY8CLED02D01, and CY8CLED01D01.
19.1.1 PSoC Designer 5.0™
At the core of the PSoC development software suite is PSoC
Designer. Used by thousands of PSoC developers, this robust
software has been facilitating PSoC designs for half a decade.
PSoC Designer is available free of charge at under Design
Resources > Software and Drivers.
Document Number: 001-46319 Rev. *G
19.1.2 PSoC Programmer
Flexible enough to be used on the bench in development, yet
suitable for factory programming, PSoC Programmer works
either as a standalone programming application or it can operate
directly from PSoC Designer 5.0. PSoC Programmer software is
compatible with both PSoC ICE-Cube In-Circuit Emulator and
PSoC MiniProg. PSoC programmer is available free of charge at
http://www.cypress.com/psocprogrammer.
19.2 Build a PSoC Emulator into Your Board
For details on how to emulate your circuit before going to volume
production using an on-chip debug (OCD) non-production
PowerPSoC device, see AN2323, Debugging - Build a PSoC
Emulator into Your Board.
Page 51 of 52
[+] Feedback
CY8CLED04D01, CY8CLED04D02
CY8CLED04G01, CY8CLED03D01
CY8CLED03D02, CY8CLED03G01
CY8CLED02D01, CY8CLED01D01
20. Document History Page
Document Title: CY8CLED04D01, CY8CLED04D02, CY8CLED04G01, CY8CLED03D01, CY8CLED03D02, CY8CLED03G01,
CY8CLED02D01, CY8CLED01D01 PowerPSoC® Intelligent LED Driver
Document Number: 001-46319
Revision ECN No.
Orig. of
Change
Submission
Date
Description of Change
**
2506500
ANWA/
DSG
05/20/08
New data sheet.
*A
2575708
ANWA/
AESA
10/01/08
1) Updated Logic Block Diagram with AINX label and SREGFB pin.
2) Updated Current Sense Amplifier Specification Table.
3) Updated External Gate Driver Specification Table.
4) Updated Register Table.
KJV
*B
2662774
*C
2665155 KJV/PYRS
*D
2671254 KJV/PYRS
03/10/09
Updated sections 8, 9, and 10 on pages 14, 15, and 16.
*E
2683506
04/03/09
Release to the external web site
VED
02/19/09
Extensive changes made to content and electrical specifications.
02/25/09
Updated Notes in electrical specifications.
*F
2698529 KJV/PYRS
04/27/09
Updated Figure 14-1, Figure 15-2, and Figure 15-4.
*G
2735072
07/10/09
Added 1 and 2 channel part information
KJV
21. Sales, Solutions, and Legal Information
21.1 Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at cypress.com/sales.
21.2 Products
PSoC
psoc.cypress.com
Clocks & Buffers
clocks.cypress.com
Wireless
wireless.cypress.com
Memories
memory.cypress.com
Image Sensors
image.cypress.com
© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any
circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical,
life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical
components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: 001-46319 Rev. *G
Revised July 20, 2009
®
Page 52 of 52
®
PSoC Designer™, Programmable System-on-Chip™, and PrISM™ are trademarks and PSoC and, PowerPSoC are registered trademarks of Cypress Semiconductor Corp. All other trademarks or
registered trademarks referenced herein are property of the respective corporations.
[+] Feedback